RV5C386A-E2 Просмотр технического описания (PDF) - RICOH Co.,Ltd.

Номер в каталоге

Компоненты Описание

Список матч

RV5C386A-E2

I2C-Bus Real-Time Clock ICs with Voltage Monitoring Function

RICOH Co.,Ltd. 

PRELIMINARY

RV5C386A

14.1.3. Data Transmission Write Format in the RV5C386A

Although the I2C-Bus standard defines a transmission format for the slave allocated for each IC, transmission

method of address information in IC is not defined. The RV5C386A transmits data the internal address

pointer (4bit) and the Transmission Format Register (4bit) at the 1byte next to one which transmitted a Slave

Address and a write command. For write operation only one transmission format is available and (0000) is

set to the Transmission Format Register. The 3byte transmits data to the address specified by the internal

address pointer written to the 2byte. Internal address pointer setting are automatically incremented for

4byte and after. Note that when the internal address pointer is Fh, it will change to 0h on transmitting the

next byte.

Example of data writing (When writing to internal address Eh to Fh)

R/W=0(Write)

S01100100A11100000A

Data

A

Data

AP

Slave Address

←(0110010)

Address

Pointer

←Eh

Transmission

Format

Register ←

0h

Writing of data to the

internal address Eh

Writing of data to the

internal address Fh

Master to slave

Slave to master

S Start Condition

P Stop Condition

A A /A Acknowledge signal

12345

- 21 -

Share Link: