datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Integrated Device Technology  >>> IDT72V36106 PDF

IDT72V36106 Даташит - Integrated Device Technology

IDT72V36106 image

Номер в каталоге
IDT72V36106

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
39 Pages

File Size
352.1 kB

производитель
IDT
Integrated Device Technology IDT

DESCRIPTION
The IDT72V3686/72V3696/72V36106 are designed to run off a 3.3V supply for exceptionally low-power consumption. These devices are a monolithic, high-speed, low-power, CMOS Triple Bus synchronous (clocked) FIFO memory which supports clock frequencies up to 100 MHz and has read access times as fast as 6.5ns. Two independent 16,384/32,768/65,536 x 36 dual-port SRAM FIFOs on board each chip buffer data between a bidirectional 36-bit bus (Port A) and two unidirectional 18-bit buses (Port B transmits data, Port C receives data.) FIFO data can be read out of Port B and written into Port C using either 18-bit or 9-bit formats with a choice of Big- or Little-Endian configurations.


FEATURES
• Memory storage capacity:
   IDT72V3686 – 16,384 x 36 x 2
   IDT72V3696 – 32,768 x 36 x 2
   IDT72V36106 – 65,536 x 36 x 2
• Clock frequencies up to 100 MHz (6.5ns access time)
• Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports (Port C receives and Port B transmits)
• 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on Ports B and C
• Select IDT Standard timing (using EFA , EFB , FFA , and FFC flag functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRC flag functions)
• Programmable Almost-Empty and Almost-Full flags; each has five default offsets (8, 16, 64, 256 and 1024)
• Serial or parallel programming of partial flags
• Big- or Little-Endian format for word and byte bus sizes
• Loopback mode on Port A
• Retransmit Capability
• Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings
• Mailbox bypass registers for each FIFO
• Free-running CLKA, CLKB and CLKC may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
• Auto power down minimizes power dissipation
• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)
• Pin compatible to the lower density parts, IDT72V3626/72V3636/ 72V3646/72V3656/72V3666/72V3676
• Industrial temperature range (–40°C to +85°C) is available

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
PDF
производитель
3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING ( Rev : 2003 )
Integrated Device Technology
3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
Integrated Device Technology
3.3 VOLT CMOS TRIPLE BUS SyncFIFO™ WITH BUS-MATCHING
Integrated Device Technology
3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING
Integrated Device Technology
3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING ( Rev : 2015 )
Integrated Device Technology
3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING
Integrated Device Technology
3.3 VOLT CMOS SyncFIFO™ WITH BUS-MATCHING
Integrated Device Technology
3.3 VOLT CMOS SyncFIFO™ WITH BUS-MATCHING ( Rev : 2016 )
Integrated Device Technology
3.3 VOLT CMOS SyncBiFIFO™ WITH BUS-MATCHING
Integrated Device Technology
3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING 16,384 x 36 32,768 x 36 65,536 x 36
Integrated Device Technology

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]