CY7C1018DV33 Просмотр технического описания (PDF) - Cypress Semiconductor
Номер в каталоге
Компоненты Описание
Список матч
CY7C1018DV33 Datasheet PDF : 21 Pages
| |||
Switching Characteristics
Over the Operating Range
Parameter [7]
Description
Read Cycle
tpower[8]
VCC(typical) to the first access
tRC
Read cycle time
tAA
Address to data valid
tOHA
Data hold from address change
tACE
CE LOW to data valid
tDOE
OE LOW to data valid
tLZOE
OE LOW to low Z [9]
tHZOE
OE HIGH to high Z [9, 10]
tLZCE
CE LOW to low Z [9]
tHZCE
CE HIGH to high Z [9, 10]
tPU[11]
CE LOW to power-up
tPD[11]
CE HIGH to power-down
Write Cycle [12, 13]
tWC
tSCE
tAW
tHA
tSA
tPWE
tSD
tHD
tLZWE
tHZWE
Write cycle time
CE LOW to write end
Address set-up to write end
Address hold from write end
Address set-up to write start
WE pulse width
Data set-up to write end
Data hold from write end
WE HIGH to low Z [9]
WE LOW to high Z [9, 10]
CY7C1018DV33
CY7C1019DV33
-10 (Industrial)
Unit
Min
Max
100
–
s
10
–
ns
–
10
ns
3
–
ns
–
10
ns
–
5
ns
0
–
ns
–
5
ns
3
–
ns
–
5
ns
0
–
ns
–
10
ns
10
–
ns
8
–
ns
8
–
ns
0
–
ns
0
–
ns
7
–
ns
5
–
ns
0
–
ns
3
–
ns
–
5
ns
Notes
7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
8. tPOWER gives the minimum amount of time that the power supply should be at typical VCC values until the first memory access can be performed.
9. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
10. tHZOE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in Figure 3 on page 5 (c). Transition is measured when the outputs enter a high impedance state.
11. This parameter is guaranteed by design and is not tested.
12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals
can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
13. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of tHZWE and tSD.
Document Number: 38-05481 Rev. *J
Page 7 of 20
Share Link: 