datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

ISP1563 Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге
Компоненты Описание
Список матч
ISP1563 Datasheet PDF : 107 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Philips Semiconductors
ISP1563
HS USB PCI Host Controller
7.7 Legacy support
The ISP1563 provides legacy support for a USB keyboard and mouse. This means that
the keyboard and mouse should be able to work even before the Operating System (OS)
boot-up, with the necessary support in the Basic Input Output System (BIOS).
Section 11.2 provides a detailed description on the legacy support in the ISP1563.
7.8 Phase-Locked Loop (PLL)
A 12 MHz-to-30 MHz and 48 MHz clock multiplier PLL is integrated on-chip. This allows
the use of a low-cost 12 MHz crystal, which also minimizes EMI. No external components
are required for the PLL to operate.
7.9 Power-On Reset (POR)
Figure 3 shows a possible curve of VCC(I/O) with dips at t2 to t3 and t4 to t5. At t0, POR will
start with 1. At t1, the detector passes through the trip level. Another delay will be added
before POR drops to 0 to ensure that the length of the generated detector pulse, POR, is
large enough to reset asynchronous flip-flops. If the dip is too short (t4 to t5 < 11 µs),
POR will not react and will stay LOW.
t0
t1
t2
t3
VPOR(trip) is typically 1.2 V.
Fig 3. Power-on reset.
VCC(I/O)
VPOR(trip)
t4 t5
POR
004aaa664
7.10 Power supply
Figure 4 shows the ISP1563 power supply connection.
9397 750 14224
Product data sheet
Rev. 01 — 14 July 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
13 of 107

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]