M65761FP Просмотр технического описания (PDF) - Renesas Electronics

Номер в каталоге

Компоненты Описание

Список матч

M65761FP

QM-Coder

Renesas Electronics 

M65761FP

Pin Description

Classification Pin Name I/O BUF

Function

Host bus I/F

RESET

CS

I

S H/W reset signal

I

Chip select signal

A0 to 3

BHE

WR

RD

I

Internal register address select signal

I

High-order (D8 to 15) access signal

I

S Write strobe signal

I

S Read strobe signal

D0 to 15

IO

8 I/O data signal (D0 to 7 used on 8-bit bus)

DMARQ

DMAAK

O

2 Code data DMA request signal

I

US Code data DMA acknowledge signal

INTR

O

2 Interrupt request signal

BUS16

I

U 8-bit bus (D0 to 7) and 16-bit bus (D0 to 15) function select bus

Image Parallel PD0 to 31

IO

U2 Parallel image I/O bus (PD0 to 15 used on 16-bit bus)

data

PDRQ

O

2 Image data DMA request signal

I/F

PDAK

I

US Image data DMA acknowledge signal

PDRD

I

US Image data read strobe signal

PDWR

I

US Image data write strobe signal

Serial

PRDY

PTIM

PXCK

PXCKO

SVID

RVID

O

2 Image data 1-line I/O start ready signal

I

US Image data 1-line transfer section signal

I

US Image data transfer clock signal

O

4 Image data transfer sync clock signal

I

U Image data input signal

O

2 Image data output signal

Context I/F

CX0 to 11

PEUPE

SPIX

RPIX

XCLK

XWAIT

XRDY

XTIM

I

U Context input (CX0 can be fed back inside LSI) (= PD0 to 11)

I

U PE RAM up date enable (learning function ON/OFF) (= PD15)

I

U Coded image data input signal

(= SVID)

O

2 Decoded image data output signal

(= RVID)

O

4 Context data transfer clock signal

I

US Context data transfer wait signal

O

2 Context data 1-stripe I/O start ready signal

(= PRDY)

I

US Context data 1-stripe transfer section signal

(= PTIM)

Others

MCLK

I

Master clock input signal

TEST0, 1

I

DS Test signal (should be connected to GND when normally used)

VCC/GND

—

— Power supply (+5 V)/ground

Note: Most of the context I/F signals are used in conjunction with the image data I/F signals.

The input buffers of the input terminals (I and IO) are at TTL level.

Options are as follows.

(U: with pull-up resistors, D: with pull-down resistors, S: Schmitt trigger)

Numbers (2, 4, 8) of the BUF column of the output terminals (O and IO) indicate current value. (one of 2, 4, or 8

mA)

REJ03F0234-0200 Rev.2.00 Sep 14, 2007

Page 4 of 33

Share Link: