CY62146VLL-70ZI Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

CY62146VLL-70ZI

256K x 16 Static RAM

Cypress Semiconductor 

Switching Waveforms (continued)

[8, 13, 14]

Write Cycle No. 1 (WE Controlled)

ADDRESS

CE

tSA

WE

tWC

tAW

tPWE

CY62146V MoBL™

tHA

BHE/BLE

tBW

OE

DATA I/O

NOTE 15

tHZOE

Write Cycle No. 2 (CE Controlled) [8, 13, 14]

ADDRESS

CE

tSA

tSD

DATAIN VALID

tWC

tAW

tSCE

BHE/BLE

tBW

WE

DATA I/O

tPWE

tSD

DATAIN VALID

Notes:

13. Data I/O is high-impedance if OE = VIH.

14. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

15. During this period, the I/Os are in output state and input signals should not be applied.

tHD

tHA

tHD

7

Share Link: