XRT83SL28 Просмотр технического описания (PDF) - Exar Corporation
Номер в каталоге
Компоненты Описание
Список матч
XRT83SL28 Datasheet PDF : 47 Pages
| |||
XRT83SL28
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
xr
REV. 1.0.0
TRANSMITTER SECTION
NAME
PIN
TYPE
DESCRIPTION
TPOS7
70
TPOS6
67
TPOS5
114
TPOS4
111
TPOS3
39
TPOS2
42
TPOS1
139
TPOS0
142
I
TPOS/TDATA Input
Transmit digital input pin. In dual rail mode, this pin is the transmit positive
data input. In single rail mode, this pin is the transmit non-return to zero (NRZ)
data input.
TNEG7
71
TNEG6
68
TNEG5
113
TNEG4
110
TNEG3
38
TNEG2
41
TNEG1
140
TNEG0
143
I
Transmit Negative Data Input
In dual rail mode, this pin is the transmit negative data input. In single rail
mode, this pin can be tied to ground.
TTIP7
78
O
Transmit Differential Tip Output
TTIP6
84
TTIP5
97
TTIP4
103
TTIP is the positive differential output to the line interface. Along with the
TRING signal, these pins should be coupled to a 1:2 step up transformer for
proper operation.
TTIP3
31
TTIP2
25
TTIP1
12
TTIP0
6
TRING7
80
TRING6
82
TRING5
99
TRING4
101
TRING3
29
TRING2
27
TRING1
10
TRING0
8
O
Transmit Differential Ring Output
TRING is the negative differential output to the line interface. Along with the
TTIP signal, these pins should be coupled to a 1:2 step up transformer for
proper operation.
CONTROL FUNCTION
NAME
PIN
ICT
35
MCLK
17
TYPE
I
I
DESCRIPTION
In Circuit Testing
When this pin is tied "Low", all output pins are forced to "High" impedance for
in circuit testing.
NOTE: Internally pulled "High" with a 50KΩ resistor.
Master Clock Input
This pin is used as the internal reference to the LIU. This clock must be
2.048MHz +/-50ppm.
8
Share Link: 