datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

CXD2467Q Просмотр технического описания (PDF) - Sony Semiconductor

Номер в каталоге
Компоненты Описание
Список матч
CXD2467Q
Sony
Sony Semiconductor Sony
CXD2467Q Datasheet PDF : 38 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CXD2467Q
Electrical Characteristics
DC Characteristics
(VSS = 0V, Topr = –20 to +75°C)
Item
Symbol
Supply voltage VDD
Applicable pins
Conditions
Min.
Typ.
Max. Unit
3.0
3.3
3.6
Input
VIH1
voltage 1
VIL1
CLK1C, CLK2
CLK3C, CLK4
CMOS input cell
0.65VDD
VSS
— VDD + 0.3
0.25VDD
Input
voltage 2
Input
voltage 3
VIH2
VIL2
VC
(center
level)
VIH32
VIL32
1
CLK1P, CLK1N
CLK3P, CLK3N
CMOS Schmitt trigger
input cell
0.8VDD
VSS
— VDD + 0.3
0.2VDD
Small-amplitude
differential input
(VDD ×
0.606)
– 0.1
VDD ×
0.606
(VDD ×
0.606)
+ 0.1
V
VIL3 + 0.3
VDD
VSS
— VIH3 – 0.3
Output
voltage
VOH
All output pins
VOL
VDD – 0.5 —
VDD
VSS
0.4
Current
consumption
IDD
CLK = 135MHz
VDD = 3.3V
490
Output load = 30pF
mA
3
360
1 Input pins other than those indicated in items Input voltage 1 and Input voltage 3.
2 VIH3 > (Maximum VC value) and VIL3 < (Minimum VC value).
3 PSAVE1 = PSAVE2 = H
AC Characteristics
(VDD = 3.3 ± 0.3V, VSS = 0V, Topr = –20 to +75°C)
Item
Symbol Applicable pins Conditions Min. Typ. Max. Unit
Clock input cycle
Input setup time
Input hold time
tis
tih
CLK1, CLK3
CLK2, CLK4
4
4
7.4
14.8
12.8
2
Output rise/fall delay time tor/tof HCK1, HCK2, HST CL = 90pF —
12
19
Output rise/fall delay time
tor/tof
PCG, VST, VCK,
ENB, BLK
CL = 50pF
12
19
ns
Output rise/fall delay time tor/tof CLKOUT
CL = 50pF —
11
18
Output rise/fall delay time
tor/tof
All other output
pins
CL = 30pF —
12
19
Cross-point time difference t
HCK1, HCK2
CL = 90pF –5
5
Cross-point time difference t
HCK1, HCK2
CL = 90pF 48
50
52
4 RGB input, OSD input, HDIN1, VDIN1 and HDIN2
– 11 –

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]