datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

W83195BG-341 Просмотр технического описания (PDF) - Winbond

Номер в каталоге
Компоненты Описание
Список матч
W83195BG-341 Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
W83195BR-341/W83195BG-341
CLOCK GEN. FOR VIA P4/KT SERIES CHIPSET
CPU, AGP, PCI Clock Outputs, continued
PIN
PIN NAME
TYPE
DESCRIPTION
8
AGP2
OUT 3.3V 66MHz clock output.
PCI_STOP#*
INtp120k PCI clock stop control pin, This pin is low active. Internal
120kΩ pull up, Selected by Register 1 bit 6= 0 and Register 9
bit 6 = 1, see Page 10 Table 2.
10 PCI_F
FS1&
OUT 3.3V 33MHz free running clock output.
INtd120k Latched input for FS1 at initial power up for H/W selecting the
output frequency clocks. This is internal 120KΩ pull down.
11 PCI1
SELSD_DD&
OUT 3.3V 33MHz clock output.
INtd120k Latched input at initial power up for DRAM buffer output type
selecting, SELSD_DD= 0 DDR Mode SELSD_DD=1 SDR
Mode, This is internal 120KΩ pull down.
12 PCI2
OUT 3.3V 33MHz clock output.
MULTSEL*
INtp120k Power on trapping for different current reference. The
reference current is referred for Pin 25 (IREF), see page 5
Table 1. This pin is latched during VTT_PWRGD#. This pin is
internal pull up 120K.
14, 15, 17, PCI [3:6]
18
OUT 3.3V 33MHz clock outputs.
5.3 Fixed Frequency Outputs
PIN
PIN NAME
TYPE
DESCRIPTION
1 REF0
OUT 14.318MHz output.
FS0*
INtp120k Latched input for FS0 at initial power up for H/W selecting
the output frequency clocks. This is internal 120KΩ pull up.
56 REF1
OUT If SELP4_K7=0 this pin is 14.318MHz output.
VTT_PWRGD#
20 48MHz
FS3&
21 24_48MHz
FS2&
IN
OUT
INtd120k
OUT
INtd120k
If SELP4_K7=1 this pin is Power good input signal comes
from ACPI with low active. This 3.3V input is level sensitive
strobe used to determine FS [3:0] and MULTSEL input are
valid and is ready to sample. This pin is low active.
48MHz clock output.
Latched input for FS3 at initial power up for H/W selecting
the output frequency clocks. This is internal 120KΩ pull
down.
24(default) or 48MHz clock output, select by register 4 bit 7
SEL24
Latched input for FS2 at initial power up for H/W selecting
the output frequency clocks. This is internal 120KΩ pull
down.
-4-

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]