datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

CS8405A-CZ(2002) Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге
Компоненты Описание
Список матч
CS8405A-CZ
(Rev.:2002)
Cirrus-Logic
Cirrus Logic Cirrus-Logic
CS8405A-CZ Datasheet PDF : 36 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CS8405A
8. CONTROL PORT REGISTER BIT DEFINITIONS
8.1 Control 1 (1h)
7
6
5
4
3
2
1
0
VSET
0
MUTEAES
0
INT1
INT0
VSET - Transmitted Validity bit level
Default = ‘0’
0 - Indicates data is valid, linear PCM audio data
1 - Indicates data is invalid or not linear PCM audio data
MUTEAES - Mute control for the AES transmitter output
Default = ‘0’
0 - Not Muted
1 - Muted
INT1:INT0 - Interrupt output pin (INT) control
Default = ‘00’
00 - Active high; high output indicates interrupt condition has occurred
01 - Active low, low output indicates an interrupt condition has occurred
10 - Open drain, active low. Requires an external pull-up resistor on the INT pin.
11 - Reserved
TCBLD - Transmit Channel Status Block pin (TCBL) direction specifier
Default = ‘0’
0 - TCBL is an input
1 - TCBL is an output
0
TCBLD
DS469PP4
17

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]