datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

RF2968 Просмотр технического описания (PDF) - RF Micro Devices

Номер в каталоге
Компоненты Описание
Список матч
RF2968
RFMD
RF Micro Devices RFMD
RF2968 Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
RF2968
Preliminary
11
Register 4 - IF Register 2 (Write-Only)
Bit Number
12 - 15
11
10
8-9
5-7
4
3
2
0-1
Bit Name
N/A
ChopENB
Div2ENB
LPO[1:0]
Gain[2:0]
ENSlowAGCB
N/A
TPL_AC
TDet[1:0]
Comments
Not Assigned
Enables circuitry that significantly reduces the levels of RF PLL comparison
frequency spurious responses.
1: Spur cancellation disabled.
0: Normal mode. Spur cancellation enabled.
Enables an additional divide-by-two operation in the reference divider cir-
cuitry to accommodate the use of a 20MHz-40MHz crystal or clock. This
allows a migration path to higher reference frequencies.
1: Normal mode. 10, 11, 12, 13, or 20MHz reference clock.
0: Expanded mode. Reference clock is double that allowed in normal mode.
Determines the function of the low power mode clock (output at pin 7) when
the device is in Sleep mode according to the table below. In non-Sleep
modes, the output is disabled.
Sets the gain of the transmitter path. The gain is normally programmed
immediately after the register write to enter the WAIT DATA SYNC state in
Power Class 1 applications. Gain is adjustable from 0dBto-28dB in 4dB
steps. [All 0’s indicates high gain (0dB attenuation); all 1’s indicates low gain
(28dB attenuation).] Example: Gain[2:0]=[011] indicates 12dB attenuation.
1: Slow AGC disabled.
0: Normal mode. Slow AGC enabled.
Not Assigned
Selects a path in the RX data DC estimation circuit.
1: Selects the DC estimation path that is AC coupled and which is normally
used for the payload part of packet.
0: Selects the fast DC estimation RX data path normally used for the access
code of packet.
Sets the receiver gain according to the table below.
LPO [1:0]:
LPO[1:0]
0X
10
11
Output at LPO (Pin 7)
32kHz clock
3.2kHz clock
Clock disabled
TDet [1:0]:
TDet[1:0]
11
10
01
00
VGA Gain (dB)
-11
4.5
4.5
20
Filter Gain (dB)
1.5
1.5
17
17
Total Gain (dB)
-9.5
6.0
21.5
37.0
Step Size (dB)
15.5
15.5
15.5
11-130
Rev A13 010912

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]