AD6622 Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
Список матч
AD6622 Datasheet PDF : 28 Pages
| |||
AD6622
TIMING CHARACTERISTICS1 (CLOAD = 40 pF, all outputs unless specified)
Name
Parameter (Conditions)
Temp
Test
Level
CLK Timing Requirements:
tCLK
tCLKL
tCLKH
CLK Period
CLK Width Low
CLK Width High
RESET Timing Requirements:
tRESL
RESET Width Low
Full
IV
Full
IV
Full
IV
Full
IV
Input Wideband Data Timing Requirements:
tSI
Input to CLK Setup Time
tHI
Input to CLK Hold Time
Full
IV
Full
IV
Parallel Output Switching Characteristics:
tSO
CLK to Output Setup Time
tHO
CLK to Output Hold Time
tZO
Output Three-State Time
Full
IV
Full
IV
Full
V
SYNC Timing Requirements:
tSS
SYNC to CLK Setup Time
tHS
SYNC to CLK Hold Time
Full
IV
Full
IV
Serial Port Timing Requirements:
tDSCLK
CLK to SCLK Delay
tDSDFS
SCLK to SDFS Delay
tSSI
SDI to SCLK Setup Time
tHSI
SDI to SCLK Hold Time
tSCS
Serial Clock Skew
Full
V
Full
IV
Full
IV
Full
IV
Full
IV
MICROPROCESSOR PORT, MODE INM (MODE = 0)
MODE INM Write Timing:
tHWR
WR(R/W) to RDY(DTACK) Hold Time
Full
IV
tSAM
Address/Data to WR(R/W) Setup Time
Full
IV
tHAM
Address/Data to RDY(DTACK) Hold Time Full
IV
tDRDY
WR(R/W) to RDY(DTACK) Delay
Full
IV
tACCFAST
WR(R/W) to RDY(DTACK) High Delay
Full
IV
tACCMEDIUM WR(R/W) to RDY(DTACK) High Delay
Full
IV
tACCSLOW
WR(R/W) to RDY(DTACK) High Delay
Full
IV
MODE INM Read Timing:
tSAM
Address to RD(DS) Setup Time
tHA
Address to Data Hold Time
tZD
tDD
tDRDY
tACCFAST
tACCMEDIUM
tACCSLOW
Data Three-State Delay
RDY(DTACK) to Data Delay
RD(DS) to RDY(DTACK) Delay
RD(DS) to RDY(DTACK) High Delay
RD(DS) to RDY(DTACK) High Delay
RD(DS) to RDY(DTACK) High Delay
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
AD6622AS
Min Typ
Max
Unit
13.3
ns
5.5
0.5 × tCLK
ns
5.5
0.5 × tCLK
ns
30.0
ns
0.5
ns
3.5
ns
4.1
5
12
ns
ns
ns
2.6
ns
1.5
ns
8.5
–1.2
8.5
5.5
7
ns
+2.4
ns
ns
ns
ns
0
0
0
2 × tCLK
3 × tCLK
4 × tCLK
0
0
3.4
7
2 × tCLK
3 × tCLK
4 × tCLK
ns
ns
ns
10.2
ns
3 × tCLK ns
4 × tCLK ns
5 × tCLK ns
ns
ns
10.5
ns
tCLK – 10 ns
10.2
ns
3 × tCLK ns
4 × tCLK ns
5 × tCLK ns
REV. 0
–3–
Share Link: 