datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

MT8960AE Просмотр технического описания (PDF) - Mitel Networks

Номер в каталоге
Компоненты Описание
Список матч
MT8960AE
Mitel
Mitel Networks Mitel
MT8960AE Datasheet PDF : 22 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MT8960/61/62/63/64/65/66/67 ISO2-CMOS
DC Electrical Characteristics (cont’d)
Characteristics
Sym Min Typ* Max Units
Test Conditions
6
Output Low
D
I Voltage
DSTo
SD0-2
7 G Output High
I
T Voltage
DSTo
SD0-2
8 A Output Resistance SD3-5
L
9
Output Capacitance DSTo
VOL
VOL
VOH
VOH
ROUT
COUT
0.4
1.0
4.0
4.0
1.0 2.0
4.0
V
IOUT =1.6 mA
V
IOUT =1 mA
V IOUT =-100µA
V
IOUT =-1mA
KVOUT =+1V
pF Output High Impedance
10
Input Current
VX
11 A Input Resistance
VX
N
12 A Input Capacitance VX
13
L Input Offset Voltage
O
VX
14 G Output Resistance VR
IIN
RIN
CIN
VOSIN
ROUT
10.0
30.0
+1.0
10.0
100
µA VEE VIN VCC
M
pF fIN = 0 - 4 kHz
mV See Note 2
15
Output Offset Voltage VR
VOSOUT
100
Note 2: VOSIN specifies the DC component of the digitally encoded PCM word.
mV Digital Input= +0
AC Electrical Characteristics - Voltages are with respect to GNDD unless otherwise stated.
TA=0 to 70°C, VDD=5V±5%, VEE=-5V±5%, VRef=2.5V±0.5%, GNDA=GNDD=0V, Clock Frequency=2.048 MHz. Outputs unloaded unless
otherwise specified.
Characteristics
Sym Min Typ* Max Units Test Conditions
1
Clock Frequency
C2i
fC 2.046 2.048 2.05 MHz See Note 3
2
Clock Rise Time
C2i
tCR
50
ns
3
Clock Fall Time
C2i
tCF
50
ns
4
Clock Duty Cycle
C2i
40
50
60
%
5
Chip Enable Rise Time F1i
tER
6
Chip Enable Fall Time F1i
tEF
7
Chip Enable Setup Time F1i
tES
50
8 D Chip Enable Hold Time F1i
tEH
25
9 I Output Rise Time
DSTo
tOR
10 G Output Fall Time
I
DSTo
tOF
11 T Propagation Delay Clock DSTo
tPZL
A to Output Enable
tPZH
12 L Propagation Delay
Clock to Output
DSTo
tPLH
tPHL
13
Input Rise Time
CSTi
tIR
DSTi
100 ns
100 ns
ns See Note 4
ns See Note 4
100 ns
100 ns
122 ns
122
ns RL=10Kto VCC
100
ns CL=100 pF
100 ns
100 ns
100 ns
14
Input Fall Time
CSTi
tIF
DSTi
100 ns
100 ns
15
Input Setup Time
CSTi
tISH
25
ns
DSTi
tISL
0
ns
16
Input Hold Time
CSTi
tIH
60
ns
DSTi
60
ns
* Typical figures are at 25°C with nominal ±5V supplies. For design aid only: not guaranteed and not subject to production testing.
6-30

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]