HM5257165BTD-75 Просмотр технического описания (PDF) - Elpida Memory, Inc

Номер в каталоге

Компоненты Описание

Список матч

HM5257165BTD-75

512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword × 16-bit × 4-bank/16-Mword × 8-bit × 4-bank /32-Mword × 4-bit × 4-bank PC/133, PC/100 SDRAM

Elpida Memory, Inc 

HM5257165B/HM5257805B/HM5257405B-75/A6

• Programmable CAS latency: 2/3

• Byte control by DQM : DQM (HM5257805B/HM5257405B)

: DQMU/DQML (HM5257165B)

• Refresh cycles: 8192 refresh cycles/64 ms

• 2 variations of refresh

 Auto refresh

 Self refresh

• Temperature range: 0 to 60°C

Ordering Information

Type No.

Frequency

CAS latency

HM5257165BTD-75*1

133 MHz

3

HM5257165BTD-A6

100 MHz

2/3

HM5257805BTD-75*1

133 MHz

3

HM5257805BTD-A6

100 MHz

2/3

HM5257405BTD-75*1

133 MHz

3

HM5257405BTD-A6

100 MHz

2/3

Notes: 1. 100 MHz operation at CAS latency = 2

Package

400-mil 54-pin plastic TSOP II (TTP-54DA)

Data Sheet E0081H10

2

Share Link: