IDT72V36103 Просмотр технического описания (PDF) - Integrated Device Technology
Номер в каталоге
Компоненты Описание
Список матч
IDT72V36103
Integrated Device Technology
IDT72V36103 Datasheet PDF : 30 Pages
| |||
IDT72V3683/72V3693/72V36103 3.3V CMOS SyncFIFOTM WITH
BUS-MATCHING 16,384 x 36, 32,768 x 36 and 65,536 x 36
DESCRIPTION
The IDT72V3683/72V3693/72V36103 are designed to run off a 3.3V supply
for exceptionally low power consumption. These devices are monolithic, high-
speed, low-power, CMOS unidirectional Synchronous (clocked) FIFO memory
which supports clock frequencies up to 100 MHz and has read access times as
fast as 6.5 ns. The 16,384/32,768/65,536 x 36 dual-port SRAM FIFO buffers
COMMERCIAL TEMPERATURE RANGE
data from Port A to Port B. FIFO data on Port B can output in 36-bit, 18-bit, or
9-bit formats with a choice of Big- or Little-Endian configurations.
These devices are synchronous (clocked) FIFOs, meaning each port
employs a synchronous interface. All data transfers through a port are gated
to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for
each port are independent of one another and can be asynchronous or
PIN CONFIGURATION
INDEX
W/RA
1
ENA
2
CLKA
3
GND
4
A35
5
A34
6
A33
7
A32
8
Vcc
9
A31
10
A30
11
GND
12
A29
13
A28
14
A27
15
A26
16
A25
17
A24
18
A23
19
BE/FWFT
20
GND
21
A22
22
Vcc
23
A21
24
A20
25
A19
26
A18
27
GND
28
A17
29
A16
30
A15
31
A14
32
A13
33
Vcc
34
A12
35
GND
36
A11
37
A10
38
TQFP (PK128-1, order code: PF)
TOP VIEW
2
102
CLKB
101
Vcc
100
Vcc
99
B35
98
B34
97
B33
96
B32
95
RTM
94
GND
93
B31
92
B30
91
B29
90
B28
89
B27
88
B26
87
Vcc
86
B25
85
B24
84
BM
83
GND
82
B23
81
B22
80
B21
79
B20
78
B19
77
B18
76
GND
75
B17
74
B16
73
SIZE
72
Vcc
71
B15
70
B14
69
B13
68
B12
67
GND
66
B11
65
B10
4678 drw 02
Share Link: