AM79C970A Просмотр технического описания (PDF) - Advanced Micro Devices

Номер в каталоге

Компоненты Описание

Список матч

AM79C970A

PCnet™-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product

Advanced Micro Devices 

n JTAG interface

n Fourth LED supported

n Pin to disable external transceiver or DC-to-DC

converter. Polarity of assertion state programma-

ble.

LIST OF REGISTER BIT CHANGES

PCI Configuration Space

Command Register

n ADSTEP (bit 7) now hardwired to ZERO. Was hard-

wired to ONE.

n MEMEN (bit 1) now read/write accessible. Was

hardwired to ZERO.

Status Register

n PERR (bit 15) now cleared by H_RESET. Was not

effected by H_RESET.

n SERR (bit 14) now cleared by H_RESET. Was not

effected by H_RESET.

n RMABORT (bit 13) now cleared by H_RESET. Was

not effected by H_RESET.

n RTABORT (bit 12) now cleared by H_RESET. Was

not effected by H_RESET.

n STABORT (bit 11) now cleared by H_RESET. Was

not effected by H_RESET.

n DATAPERR (bit 8) now cleared by H_RESET. Was

not effected by H_RESET.

n FBTBC (bit 7) now hardwired to ONE. Was hard-

wired to ZERO.

Revision ID Register

n This 8-bit register is now hardwired to 1xh. It was

hardwired to 0xh.

Latency Timer Register

n This 8-bit register is now read/write accessible. Was

hardwired to ZERO.

I/O Base Address Register

n IOBASE (bits 31--5) now cleared by H_RESET.

Was not effected by H_RESET.

Memory Mapped I/O Base Address Register

n New 32-bit register. Was reserved, read as ZERO,

writes have no effect.

Expansion ROM Base Address Register

n New 32-bit register. Was reserved, read as ZERO,

writes have no effect.

Interrupt Line Register

n This 8-bit register is now cleared by H_RESET. Was

not effected by H_RESET.

MIN_GNT Register

n New 8-bit register. Was reserved, read as ZERO,

writes have no effect.

MAX_LAT Register

n New 8-bit register. Was reserved, read as ZERO,

writes have no effect.

Control And Status Registers

CSR0: PCnet-PCI II controller Control and Status

Register

n In addition to the existing interrupt flags, INTR (bit

7), the interrupt summary bit, is also affected by the

new interrupt flags Excessive Deferral Interrupt

(EXDINT), Magic Packet Interrupt (MPINT) Sleep

Interrupt (SLPINT), System Interrupt (SINT) and

User Interrupt (UINT).

CSR3: Interrupt Masks and Deferral Control

n New bit: DXSUFLO (bit 6), Disable Transmit Stop

on Underflow error. Was reserved location, read

and written as ZERO.

CSR4: Test and Features Control

n New bit: UINTCMD (bit 7), User Interrupt Com-

mand. Was reserved location, read and written as

ZERO.

n New bit: UINT (bit 6), User Interrupt. Was reserved

location, read as ZERO, written as ONE or ZERO.

CSR5:

n New bit: TOKINTD (bit 15), Transmit OK Interrupt

Disable. Was reserved location, read and written as

ZERO.

n New bit: LTINTEN (bit 14), Last Transmit Interrupt

Enable. Was reserved location, read and written as

ZERO.

n New bit: SINT (bit 11), System Interrupt. Was re-

served location, read and written as ZERO.

n New bit: SINTE (bit 10), System Interrupt Enable.

Was reserved location, read and written as ZERO.

n New bit: SLPINT (bit 9), Sleep Interrupt. Was re-

served location, read and written as ZERO.

n New bit: SLPINTE (bit 8), Sleep Interrupt Enable.

Was reserved location, read and written as ZERO.

n New bit: EXDINT (bit 7), Excessive Deferral Inter-

rupt. Was reserved location, read and written as

ZERO.

n New bit: EXDINTE (bit 6), Excessive Deferral Inter-

rupt Enable. Was reserved location, read and writ-

ten as ZERO.

n New bit: MPPLBA (bit 5), Magic Packet Physical

Logical Broadcast Accept. Was reserved location,

read and written as ZERO.

n New bit: MPINT (bit 4), Magic Packet Interrupt. Was

reserved location, read and written as ZERO.

n New bit: MPINTE (bit 3), Magic Packet Interrupt En-

able. Was reserved location, read and written as

ZERO.

214

Am79C976

Share Link: