datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

HN58S256AT-20 Просмотр технического описания (PDF) - Hitachi -> Renesas Electronics

Номер в каталоге
Компоненты Описание
Список матч
HN58S256AT-20
Hitachi
Hitachi -> Renesas Electronics Hitachi
HN58S256AT-20 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HN58S256A Series
Toggle bit
This device provide another function to determine the internal programming cycle. If the EEPROM is set
to read mode during the internal programming cycle, I/O6 will charge from “1” to “0” (toggling) for each
read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be
accessible for next read or program.
Toggle bit Waveform
Notes: 1. I/O6 beginning state is “1”.
2. I/O6 ending state will vary.
3. See AS read characteristics.
4. Any address location can be used, but the address must be fixed.
Address
CE
tCE *3
Next mode
*4
WE
OE
I/O6
tOEH
Din
tOE*3
*1
Dout
Dout
tWC
*2
Dout
tOES
*2
Dout
tDW

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]