ADP3162 Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
Список матч
ADP3162 Datasheet PDF : 12 Pages
| |||
ADP3162–SPECIFICATIONS1
(VCC = 12 V, IREF = 150 A, TA = 0؇C to 70؇C, unless otherwise noted.)
Parameter
Symbol
Conditions
Min Typ Max
FEEDBACK INPUT
Accuracy
1.05 V Output
1.5 V Output
1.825 V Output
Line Regulation
Input Bias Current
Crowbar Trip Threshold
Crowbar Reset Threshold
Crowbar Response Time
FB Low Foldback Threshold
REFERENCE
Output Voltage
Output Current
VID INPUTS
Input Low Voltage
Input High Voltage
Input Current
Pull-Up Resistance
Internal Pull-Up Voltage
VFB
∆VFB
IFB
VCROWBAR
tCROWBAR
VFB(LOW)
VREF
IREF
VIL(VID)
VIH(VID)
IVID
RVID
Figure 1
Figure 1
Figure 1
VCC = 10 V to 14 V
Percent of Nominal DAC Voltage
Percent of Nominal DAC Voltage
Overvoltage to PWM Going Low
1.042 1.050 1.058
1.488 1.500 1.512
1.811 1.825 1.839
0.05
5
50
114 124 134
50 60 70
300
425 500 575
0 ≤ IREF ≤ 300 µA
2.952 3.0 3.048
300
VID(x) = 0 V
0.6
2.2
280 400
12 17
2.7 3
3.3
OSCILLATOR
Maximum Frequency2
Frequency Accuracy
CT Charge Current
ERROR AMPLIFIER
Output Resistance
Transconductance
Output Current
Maximum Output Voltage
Output Disable Threshold
–3 dB Bandwidth
CURRENT SENSE
Threshold Voltage
∆VCOMP /∆VCS
Input Bias Current
Response Time
fCT(MAX)
fCT
ICT
RO(ERR)
gm(ERR)
IO(ERR)
VCOMP(MAX)
VCOMP(OFF)
BWERR
VCS(TH)
VCS(FOLD)
ni
ICS+, ICS–
tCS
TA = 25°C, CT = 91 pF
TA = 25°C, VFB in Regulation
TA = 25°C, VFB = 0 V
FB = 0 V
FB Forced to VOUT – 3%
COMP = Open
CS+ = VCC,
FB Forced to VOUT – 3%
0.8 V ≤ COMP ≤ 1 V
FB ≤ 375 mV
1 V ≤ VCOMP ≤ 3 V
CS+ = CS– = VCC
CS+ – (CS–) ≥ 89 mV
to PWM Going Low
2000
430 500 570
130 150 170
26 36 46
200
2.0 2.2 2.45
1
3.0
640 800 880
500
69 79 89
0
15
37 47 58
25
0.5 5
50
POWER GOOD COMPARATOR
Undervoltage Threshold
Overvoltage Threshold
Output Voltage Low
Response Time
VPWRGD(UV)
VPWRGD(OV)
VOL(PWRGD)
Percent of Nominal Output
Percent of Nominal Output
IPWRGD(SINK) = 100 µA
76 82 88
114 124 134
30 200
200
PWM OUTPUTS
Output Voltage Low
Output Voltage High
Output Current
Duty Cycle Limit2
VOL(PWM)
VOH(PWM)
IPWM
DC
IPWM(SINK) = 400 µA
IPWM(SOURCE) = 400 µA
Per Phase, Relative to fCT
100 500
4.5 5.0 5.5
0.4 1
50
Unit
V
V
V
%
nA
%
%
ns
mV
V
µA
V
V
µA
kΩ
V
kHz
kHz
µA
µA
kΩ
mmho
mA
V
mV
kHz
mV
mV
mV
V/V
µA
ns
%
%
mV
ns
mV
V
mA
%
–2–
REV. A
Share Link: 