FCT162511AT(2001) Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

Список матч

FCT162511AT
(Rev.:2001)

FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY

Integrated Device Technology 

IDT54/74FCT162511AT/CT

FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (SET UP TIMES)

FCT162511AT

FCT162511CT

Symbol

Parameter

Test Conditions(1, 3)

Ind.

Mil.

Ind.

Mil.

Min. Max. Min. Max. Min. Max. Min. Max. Unit

tSU

Set-up Time

GEN/CHK LOW

PBx valid

CL = 50pF 4 — 4 — 3 — 3.5 — ns

HIGH or LOW

PBx not valid

RL = 500Ω 3 — 3 — 3 — 3 — ns

Ax to CLKAB GEN/CHK HIGH

PERB valid

4 — 4 — 3 — 3 — ns

PERB not valid

3 — 3 — 3 — 3 — ns

tSU

Set-up Time

GEN/CHK HIGH

PERB valid

4 — 4 — 3 — 3 — ns

PAx to CLKAB

PERB not valid

3 — 3 — 3 — 3 — ns

tSU

Set-up Time

PERA valid

4 — 4 — 3 — 3 — ns

Bx to CLKBA,

PERA not valid

3 — 4 — 3 — 3 — ns

PBx to CLKBA

tSU

Set-up Time

CLKAB LOW

PBx valid

3.5 — 3.5 — 3 — 3 — ns

Ax to LEAB

GEN/CHK LOW

PBx not valid

3 — 3 — 3 — 3 — ns

CLKAB LOW

PERB valid

3.5 — 3.5 — 3 — 3 — ns

GEN/CHK HIGH

PERB not valid

3 — 3 — 3 — 3 — ns

CLKAB HIGH

PBx valid

3.5 — 3.5 — 3 — 3 — ns

GEN/CHK LOW

PBx not valid

3 — 3 — 3 — 3 — ns

CLKAB HIGH

PERB valid

3.5 — 3.5 — 3 — 3 — ns

GEN/CHK HIGH

PERB not valid

3 — 3 — 3 — 3 — ns

tSU

Set-up Time

CLKAB LOW

PERB valid

3.5 — 3.5 — 3 — 3 — ns

PAx to LEAB GEN/CHK HIGH

PERB not valid

3 — 3 — 3 — 3 — ns

CLKAB HIGH

PERB valid

3.5 — 3.5 — 3 — 3 — ns

GEN/CHK HIGH

PERB not valid

3 — 3 — 3 — 3 — ns

tSU

Set-up Time

CLKBA LOW

PERA valid

3.5 — 3.5 — 3 — 3 — ns

Bx to LEBA

PERA not valid

3 — 3 — 3 — 3 — ns

PBx to LEBA CLKBA HIGH

PERA valid

3.5 — 3.5 — 3 — 3 — ns

tSK(O)

Output Skew(4)

PERA not valid

3 — 3 — 3 — 3 — ns

— 0.5 — 0.5 — 0.5 — 0.5 ns

SWITCHING CHARACTERISTICS OVER OPERATING RANGE (HOLD TIMES)

Symbol

tH

tH

tH

tH

tH

tW

tW

Parameter

Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA

Hold Time HIGH or LOW PAx to LEAB

Hold Time HIGH or LOW PBx to LEBA

Hold Time Ax to CLKAB, PAx to CLKAB

Hold Time Bx to CLKBA, PBx to CLKBA

LEAB or LEBA Pulse Width HIGH(2)

CLKAB or CLKBA Pulse Width HIGH or LOW(2)

Condition(1)

CL= 50pF

RL = 500Ω

FCT162511AT

FCT162511CT

Ind.

Mil.

Ind.

Mil.

Min. Max. Min. Max. Min. Max. Min. Max. Unit

1 — 1 — 1 — 1 — ns

1 — 1 — 1 — 1 — ns

1 — 1 — 1 — 1 — ns

1 — 1 — 0 — 0 — ns

1 — 1 — 0 — 0 — ns

3 — 3 — 3 — 3 — ns

3 — 3 — 3 — 3 — ns

NOTES:

1. See test circuits and waveforms.

2. This parameter is guaranteed but not tested.

3. "Not valid" means the set-up time indicated is not sufficient to assure proper functioning of this output; however, the set-up time indicated will assure proper functioning of the

A to B or B to A port respective to the indicated direction.

4. Skew between any two outputs of the same package, switching in the same direction, excluding PERx in clocked mode, and Pxx (parity bits) and PERx in transparent/

latched mode. This parameter is guaranteed by design.

8

Share Link: