datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Zarlink Semiconductor Inc  >>> ZL50051 PDF

ZL50051 Даташит - Zarlink Semiconductor Inc

ZL50051 image

Номер в каталоге
ZL50051

Other PDF
  no available.

PDF
DOWNLOAD     

page
67 Pages

File Size
553.9 kB

производитель
ZARLINK
Zarlink Semiconductor Inc ZARLINK

Features
• 8,192 channel x 8,192 channel non-blocking
unidirectional switching. The Backplane and
Local inputs and outputs can be combined to form
a non-blocking switching matrix with 64 input
streams and 64 output streams
• 4,096 channel x 4,096 channel non-blocking
Backplane input to Local output stream switch
• 4,096 channel x 4,096 channel non-blocking
Local input to Backplane output stream switch
• 4,096 channel x 4,096 channel non-blocking
Backplane input to Backplane output switch
• 4,096 channel x 4,096 channel non-blocking
Local input to Local output stream switch
• Backplane port accepts 32 input and 32 output
ST-BUS streams with a fixed data rate of
8.192 Mbps, or 16 input and 16 output ST-BUS
streams with a fixed data rate of 16.384 Mbps
• Local port accepts 32 input and 32 output 
ST-BUS streams with a fixed data rate of
8.192 Mbps, or 16 input and 16 output ST-BUS
streams with a fixed data rate of 16.384 Mbps
• Exceptional input clock jitter tolerance (17 ns)
• Per-stream bit delay for Local and Backplane
input streams
• Per-stream advancement for Local and Backplane
output streams
• Constant 2-frame throughput delay for frame
integrity
• Per-channel high impedance output control for
Local and Backplane streams
• Per-channel driven-high output control for Local
and Backplane streams
• Per-channel message mode for Local and
Backplane output streams
• Connection memory block programming for fast
device initialization
• Automatic selection between ST-BUS and GCI-Bus operation
• Non-multiplexed Motorola microprocessor interface
• Conforms to the mandatory requirements of the IEEE-1149.1 (JTAG) standard
• Memory Built-In-Self-Test (BIST), controlled via microprocessor register
• 1.8 V core supply voltage
• 3.3 V I/O supply voltage
• 5 V tolerant inputs, outputs and I/Os


APPLICATIONs
• Central Office Switches (Class 5)
• Media Gateways
• Class-Independent Switches
• Access Concentrators
• Scalable TDM-Based Architectures
• Digital Loop Carriers


Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]