datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Micrel  >>> SY100E175JZTR PDF

SY100E175JZTR Даташит - Micrel

SY100E175 image

Номер в каталоге
SY100E175JZTR

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
4 Pages

File Size
57.7 kB

производитель
Micrel
Micrel Micrel

DESCRIPTION
The SY10/100E175 are 9-bit latches. They also feature a tenth latched output (ODDPAR) which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH).
The E175 can also be used to generate byte parity by using D8 as the parity-type select (L = even parity, H = odd parity) and using ODDPAR as the byte parity output.
The LEN pin latches the data when asserted with a logical high and makes the latch transparent when placed at a logic low level.


FEATURES
■ 9-bit latch
■ Extended 100E VEE range of –4.2V to –5.5V
■ Parity detection/generation
■ 800ps max. D to Output
■ Reset
■ Internal 75KΩ input pull-down resistors
■ Fully compatible with Motorola MC10E/100E175
■ Available in 28-pin PLCC package

Page Link's: 1  2  3  4 

Номер в каталоге
Компоненты Описание
PDF
производитель
9-Bit Latch With Parity
Motorola => Freescale
5V ECL 9-Bit Latch With Parity
ON Semiconductor
9 BIT PARITY GENERATOR
STMicroelectronics
9-bit parity generator
STMicroelectronics
9 BIT PARITY GENERATOR
STMicroelectronics
9 BIT PARITY GENERATOR ( Rev : 2004 )
STMicroelectronics
9 BIT PARITY GENERATOR
STMicroelectronics
9 BIT PARITY GENERATOR ( Rev : 1998 )
STMicroelectronics
9 BIT PARITY GENERATOR ( Rev : 2001 )
STMicroelectronics
9-BIT PARITY GENERATOR/CHECKER
STMicroelectronics

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]