datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Philips Electronics  >>> SC26C562 PDF

SC26C562(2006) Даташит - Philips Electronics

SC26C562 image

Номер в каталоге
SC26C562

Other PDF
  lastest PDF  

PDF
DOWNLOAD     

page
22 Pages

File Size
132.7 kB

производитель
Philips
Philips Electronics Philips

DESCRIPTION
The Philips Semiconductors SC26C562 Dual Universal Serial Communications Controller (CDUSCC) is a single-chip CMOS-LSI communications device that provides two independent, multi-protocol, full-duplex receiver/transmitter channels in a single package. It supports bit-oriented and character-oriented (byte count and byte control) synchronous data link controls as well as asynchronous protocols. The SC26C562 interfaces to synchronous bus MPUs and is capable of program-polled, interrupt driven, block-move or DMA data transfers.


FEATURES
General Features
• Dual full-duplex synchronous/ asynchronous receiver and transmitter
• Multi-protocol operation
    – BOP: HDLC/ADCCP, SDLC, SDLC loop, X.25 or X.75 link level, etc.
    – COP: Single SYNC, dual SYNC, BiSYNC, DDCMP
    – ASYNC: 5-8 bits plus optional parity
• Sixteen character receive and transmit FIFOs with interrupt threshold control
• FIFO’ed status bits
• Watchdog timer
• 0 to 10 Mbit/s data rate
• Programmable bit rate for each receiver and transmitter selectable from:
    – 19 fixed rates: 50 to 64 kbaud
    – One user-defined rate derived from programmable counter/timer
    – External 1X or 16X clock
    – Digital phase-locked loop
• Parity and FCS (frame check sequence LRC or CRC) generation and checking
• Programmable data encoding/decoding: NRZ, NRZI, FM0, FM1, Manchester
• Programmable channel mode: full- or half-duplex, auto-echo, or local loopback
• Programmable data transfer mode: polled, interrupt, DMA, wait
• DMA interface
    – Compatible with Synchronous and Asynchronous bus DMA controllers
    – Half- or full-duplex operation
    – Single or dual address data transfers
    – Automatic frame termination on counter/ timer terminal count or DMA DONE (EOPN)
• Transmit path clear status
• High speed data bus interface: 160 ns bus cycle
• DPLL operation up to 312.5 kHz with internal clock
• Interrupt capabilities
    – Vector output (fixed or modified by status)
    – Individual interrupt enable bits
    – Programmable internal priorities
    – Maskable interrupt conditions
    – 80XX/X compatible
• Multi-function programmable 16-bit counter/timer
    – Bit rate generator
    – Event counter
    – Count received or transmitted characters
    – Delay generator
    – Automatic bit length measurement
• Modem controls
    – RTS, CTS, DCD, and up to four general purpose I/O pins per channel
    – CTS and DCD programmable auto-enables for Tx and Rx
    – Programmable interrupt on change of CTS or DCD
• On-chip oscillator for crystal
• TTL compatible
• Single +5 V power supply

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
PDF
производитель
CMOS dual universal serial communications controller (CDUSCC)
Philips Electronics
Dual universal serial communications controller (DUSCC)
Philips Electronics
Dual universal serial communications controller (DUSCC)
Philips Electronics
CMOS SCC Serial Communications Controller
Zilog
CMOS SCC Serial Communications Controller
Zilog
Serial Communications Controller ( Rev : 1992 )
Advanced Micro Devices
Serial Communications Controller
Zilog
CMOS, Advanced Multiprotocol Serial Communications Controller
NEC => Renesas Technology
SERIAL COMMUNICATIONS CONTROLLER (SCC)
Intel
Enhanced Serial Communications Controller
Advanced Micro Devices

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]