datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Philips Electronics  >>> PCD5002AH/F1 PDF

PCD5002AH/F1 Даташит - Philips Electronics

PCD5002A image

Номер в каталоге
PCD5002AH/F1

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
48 Pages

File Size
245 kB

производитель
Philips
Philips Electronics Philips

GENERAL DESCRIPTION
The PCD5002A is a very low power pager decoder and controller, capable of handling both standard POCSAG and the advanced APOC1 code. Continuous data decoding upon reception of a dedicated sync word is available for news pager applications. Data rates supported are 512, 1200 and 2400 bits/s using a single 76.8 kHz crystal. On-chip EEPROM is programmable using a minimum supply voltage of 2.0 V, allowing ‘over-the-air’ programming. I2C-bus compatible.


FEATURES
• Wide operating supply voltage range: 1.5 to 6.0 V
• EEPROM programming requires only 2.0 V supply
• Low operating current: 50 µA typ. (ON), 25 µA typ. (OFF)
• Temperature range −25 to +70 °C
• “CCIR radio paging Code No. 1” (POCSAG) compatible
• Supports Advanced Pager Operator’s Code Phase 1 (APOC1) for extended battery economy
• 512, 1200 and 2400 bits/s data rates using 76.8 kHz crystal
• Built-in data filter (16 times oversampling) and bit clock recovery
• Advanced ACCESS synchronization algorithm
• 2-bit random and (optional) 4-bit burst error correction
• Up to 6 user addresses Receiver Identity Codes (RICs), each with 4 functions/alert cadences
• Optional automatic call termination when bit error rate is high
• Up to 6 user address frames, independently programmable
• Standard POCSAG sync word, plus up to 4 user programmable sync words
• Continuous data decoding upon reception of user programmable sync word (optional)
• Received data inversion (optional)
• Call alert via beeper, vibrator or LED
• 2-level acoustic alert using single external transistor
• Alert control: automatic (POCSAG type), via cadence register or alert input pin
• Separate power control of receiver and RF oscillator for battery economy
• Dedicated pin for easy control of superheterodyne receiver
• Synthesizer set-up and control interface (3-line serial)
• On-chip EEPROM for storage of user addresses (RICs), pager configuration and synthesizer data
• On-chip SRAM buffer for message data


APPLICATIONS
• Advanced display pagers (POCSAG and APOC1)
• Basic alert-only pagers
• Information services
• Personal organizers
• Telepoint
• Telemetry/data transmission.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
PDF
производитель
Enhanced Pager Decoder for POCSAG
Philips Electronics
POCSAG Decoder For Pagers
Nippon Precision Circuits
POCSAG Decoder For Multiframe Pagers
Nippon Precision Circuits
POCSAG Decoder For Multiframe Pagers
Nippon Precision Circuits
POCSAG Paging Decoder
Philips Electronics
Advanced POCSAG Paging Decoder
Philips Electronics
PAGING DECODER IC (POCSAG)
Seiko Instruments Inc
PAGING DECODER IC (POCSAG)
Seiko Instruments Inc
FLEX™ Pager Decoder
Philips Electronics
FOR PAGER, Rx
MITSUBISHI ELECTRIC

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]