datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Oki Electric Industry  >>> MSM5718B70 PDF

MSM5718B70 Даташит - Oki Electric Industry

MSM5718B70 image

Номер в каталоге
MSM5718B70

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
40 Pages

File Size
200 kB

производитель
OKI
Oki Electric Industry OKI

DESCRIPTION
The 18-Megabit Rambus™ DRAM (RDRAM™) is an extremely high-speed CMOS DRAM organized as 2M words by 9 bits. It is capable of bursting up to 256 bytes of data at less than 2 nanoseconds per byte. The use of Rambus Signaling Logic (RSL) technology makes transfer rates greater than 500 MHz achievable while using conventional system and board design methodologies. Lower effective latency is attained by operating the dual 2KByte sense amplifiers as high speed caches, and by using random access mode to facilitate large block transfers.


FEATURES
• Rambus Interface:
    Over 500 MB/sec peak transfer rate per RDRAM
    Rambus Signaling Logic (RSL) interface
    Synchronous protocol for fast block-oriented transfers
    Direct connection to Rambus ASICs, MPUs, and Peripherals
    15 active signals require just 32 total pins on the controller interface (including power)
    3.3 V operation
    Additional/multiple Rambus Channels provide an additional 500 MB/second band-width each
• Dual 2KByte sense amplifiers may be operated as caches for low latency access
• Random Access mode enables any burst order at full band width
• Features for graphics include random-access mode, write-per-bit and mask-per-bit operations
• Control and refresh logic entirely self-contained
• On-chip registers for flexible addressing and timing
• Available in horizontal surface mount plastic package (SHP32-P-1125-0.65-K)

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
PDF
производитель
18Mb (2M x 9) & 64Mb (8M x 8) Concurrent RDRAM
Oki Electric Industry
1M x 36 & 2M x 18 & 4M x 9 QDR™ II b2 SRAM
Samsung
2M x 36/4M x 18 Pipelined DCD SRAM
Cypress Semiconductor
VARIABLE WIDTH SUPERSYNC™ FIFO 8,192 x 18 or 16,384 x 9 16,384 x 18 or 32,768 x 9
Integrated Device Technology
BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9-BIT
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9 32,768 x 9, 65,536 x 9 ( Rev : 2001 )
Integrated Device Technology
CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 ( Rev : 1995 )
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9 32,768 x 9 and 65,536 x 9
Integrated Device Technology
CMOS SyncFIFO™ 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9 ( Rev : 2017 )
Integrated Device Technology
CMOS SyncFIFO™ 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
Integrated Device Technology

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]