datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Fujitsu  >>> MBM29F400BC-90PFTN PDF

MBM29F400BC-90PFTN Даташит - Fujitsu

MBM29F400BC image

Номер в каталоге
MBM29F400BC-90PFTN

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
47 Pages

File Size
369.1 kB

производитель
Fujitsu
Fujitsu Fujitsu

■ GENERAL DESCRIPTION
The MBM29F400TC/BC is a 4M-bit, 5.0 V-only Flash memory organized as 512K bytes of 8 bits each or 256K words of 16 bits each. The MBM29F400TC/BC is offered in a 48-pin TSOP and 44-pin SOP packages. This device is designed to be programmed in-system with the standard system 5.0 V VCC supply. 12.0 V VPP is not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

■ FEATURES
• Single 5.0 V read, write, and erase
    Minimizes system level power requirements
• Compatible with JEDEC-standard commands
    Uses same software commands as E2PROMs
• Compatible with JEDEC-standard world-wide pinouts
    48-pin TSOP (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type)
    44-pin SOP (Package suffix: PF)
• Minimum 100,000 write/erase cycles
• High performance
    55 ns maximum access time
• Sector erase architecture
    One 16K byte, two 8K bytes, one 32K byte, and seven 64K bytes.
    Any combination of sectors can be concurrently erased. Also supports full chip erase.
• Boot Code Sector Architecture
    T = Top sector
    B = Bottom sector
• Embedded EraseTM Algorithms
    Automatically pre-programs and erases the chip or any sector
• Embedded ProgramTM Algorithms
    Automatically writes and verifies data at specified address
• Data Polling and Toggle Bit feature for detection of program or erase cycle completion
• Ready/Busy output (RY/BY)
    Hardware method for detection of program or erase cycle completion
• Low Vcc write inhibit ≤ 3.2 V
• Erase Suspend/Resume
    Suspends the erase operation to allow a read in another sector within the same device
• Hardware RESET pin
    Resets internal state machine to the read mode
• Sector protection
    Hardware method disables any combination of sectors from write or erase operations
• Temporary sector unprotection
    Temporary sector unprotection via the RESET pin.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
PDF
производитель
4M X 16 / 8M X 8 BIT CMOS MASK ROM
AMIC Technology
4M-BIT [512K x 8/256K x 16] CMOS EPROM
Macronix International
2M X 16 / 4M X 8 BIT CMOS MASK ROM
AMIC Technology
4M X 16 / 8M X 8 BIT CMOS MASK ROM
AMIC Technology
2M X 16 / 4M X 8 BIT CMOS MASK ROM
AMIC Technology
4M-BIT [512K x 8/256K x 16] CMOS EPROM
Macronix International
4M-BIT [512K x 8/256K x 16] CMOS EPROM
Macronix International
64M-BIT (8M x 8 / 4M x 16) Mask ROM
Macronix International
512M x 8 Bit / 1G x 8 Bit NAND Flash Memory
Samsung
Flash memory CMOS 64M (4M x 16) bit
Fujitsu

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]