datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Kodenshi Auk Co., LTD  >>> KKA8842 PDF

KKA8842 Даташит - Kodenshi Auk Co., LTD

KKA8842 image

Номер в каталоге
KKA8842

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
15 Pages

File Size
401.8 kB

производитель
Kodenshi
Kodenshi Auk Co., LTD Kodenshi

I2C BUS CONTROLLED SINGLE CHIP TV-RECEIVER

The KKA 8842 is I2C-bus controlled single chip TV processor which is intended to be applied in PAL, NTSC, PAL/NTSC and multi-standard television receivers.


FEATURES
The following features are available:
• Multi-standard vision IF circuit with an alignment-free PLL
   demodulator without external components
• Alignment-free multi-standard FM sound demodulator (4.5 MHz
   to 6.5 MHz)
• Audio switch
• Automatic Volume Limiting
• Flexible source selection with CVBS switch and Y(CVBS)/C input
   so that a comb filter can be applied
• Integrated chrominance trap circuit
• Integrated luminance delay line
• Asymmetrical peaking in the luminance channel with a
   (defeatable) noise coring function
• PAL/SECAM/NTSC decoder
• Base-band delay line for PAL and SECAM or chroma comb filter
   for NTSC
• Black stretching of non-standard CVBS or luminance signals
• Integrated chroma band-pass filter with switchable centre
   frequency
• Dynamic skin tone control circuit
• Blue stretch circuit which offsets colours near white towards blue
• RGB control circuit with "Continuous Cathode Calibration" and
   white point adjustment
• Possibility to insert a "blue back" option when no video signal is
   available
• Horizontal synchronization with two control loops and alignmentfree horizontal oscillator
• Vertical count-down circuit
• Vertical driver optimised for DC-coupled vertical output stages
• I2C-bus control of various functions


Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]