datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Kodenshi Auk Co., LTD  >>> KK74AC112 PDF

KK74AC112 Даташит - Kodenshi Auk Co., LTD

KK74AC112 image

Номер в каталоге
KK74AC112

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
6 Pages

File Size
277.3 kB

производитель
Kodenshi
Kodenshi Auk Co., LTD Kodenshi

Dual J-K Flip-Flop
with Set and Reset
High-Speed Silicon-Gate CMOS

The KK74AC112 is identical in pinout to the LS/ALS112, HC/HCT112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.
Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.

• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 µA; 0.1 µA @ 25°C
• High Noise Immunity Characteristic of CMOS Devices
• Outputs Source/Sink 24 mA


Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]