datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Integrated Device Technology  >>> IDT82V3010PVG PDF

IDT82V3010PVG Даташит - Integrated Device Technology

IDT82V3010 image

Номер в каталоге
IDT82V3010PVG

Other PDF
  no available.

PDF
DOWNLOAD     

page
31 Pages

File Size
350.4 kB

производитель
IDT
Integrated Device Technology IDT

DESCRIPTION
The IDT82V3010 is a T1/E1/OC3 telecom clock generator with dual reference inputs. It contains a Digital Phase-Locked Loop (DPLL), which generates low jitter ST-BUS and 19.44 MHz clock and framing signals that are phase locked to an 8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz
input reference.
The IDT82V3010 provides 9 types of clock signals (C1.5o, C3o, C6o, C2o, C4o, C8o, C16o, C19o,C32o) and 7 types of framing signals (F0o, F8o, F16o, F19o, F32o, RSP, TSP) for multitrunk T1/E1 and STS3/OC3 links.
The IDT82V3010 is compliant with AT&T TR62411 and ETSI ETS 300 011. It meets the jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/wander, frequency accuracy, capture range, phase change slope, holdover frequency accuracy and MTIE (Maximum Time Interval Error) requirements for these specifications.
The IDT82V3010 can be used in synchronization and timing control for T1, E1 and OC3 systems, or used as ST-BUS clock and frame pulse source. It also can be used in access switch, access routers, ATM edge switches, wireless base station controllers, or IADs (Integrated Access
Devices), PBXs, line cards and SONET/SDH equipments.


FEATURES
• Supports AT&T TR62411
• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface
• Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz
• Accepts two independent reference inputs which may have same or different nominal frequencies applied to them
• Provides C1.5o,C3o, C2o,C4o, C6o, C8o,C16o, C19o and C32o output clock signals
• Provides 7 types of 8 kHz framing pulses: F0o, F8o, F16o, F19o, F32o, RSP and TSP
• Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1
• Phase slope of 5 ns per 125 µs
• Attenuates wander from 2.1 Hz
• Fast lock mode
• Provides Time Interval Error (TIE) correction
• MTIE of 1 µs
• JTAG boundary scan
• Holdover status indication
• Freerun status indication
• Normal status indication
• Lock status indication
• Input reference quality indication
• 3.3 V operation with 5 V tolerant I/O
• Package: 56-pin SSOP (Green option available)

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
PDF
производитель
T1/E1/OC3 System Synchronizer
Mitel Networks
T1/E1/OC3 System Synchronizer
Zarlink Semiconductor Inc
T1/E1 Clock Multiplier
Integrated Circuit Systems
T1/E1 CLOCK MULTIPLIER
Integrated Device Technology
Dual T1/E1 line interface
Cirrus Logic
Dual T1/E1 Line Interface
Cirrus Logic
Dual T1/E1 Line Interface
Cirrus Logic
Dual T1/E1 Interface Transformer
PCA ELECTRONICS INC.
Dual T1/E1 Line Interface
Cirrus Logic
WAN PLL WITH DUAL REFERENCE INPUTS ( Rev : 2008 )
Integrated Device Technology

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]