datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Atmel Corporation  >>> AT6002-2JC PDF

AT6002-2JC Даташит - Atmel Corporation

AT6000 image

Номер в каталоге
AT6002-2JC

Компоненты Описание

Other PDF
  no available.

PDF
DOWNLOAD     

page
28 Pages

File Size
456.5 kB

производитель
Atmel
Atmel Corporation Atmel

Description
AT6000 Series SRAM-based Field Programmable Gate Arrays (FPGAs) are ideal for use as reconfigurable coprocessors and implementing compute-intensive logic.
Supporting system speeds greater than 100 MHz and using a typical operating current of 15 to 170 mA, AT6000 Series devices are ideal for high-speed, compute-intensive designs. These FPGAs are designed to implement Cache Logic®, which provides the user with the ability to implement adaptive hardware and perform hardware acceleration.
The patented AT6000 Series architecture employs a symmetrical grid of small yet powerful cells connected to a flexible busing network. Independently controlled clocks and resets govern every column of cells. The array is surrounded by programmable I/O.
Devices range in size from 4,000 to 30,000 usable gates, and 1024 to 6400 registers. Pin locations are consistent throughout the AT6000 Series for easy design migration. High-I/O versions are available for the lower gate count devices.


FEATUREs
• High-performance
   – System Speeds > 100 MHz
   – Flip-flop Toggle Rates > 250 MHz
   – 1.2 ns/1.5 ns Input Delay
   – 3.0 ns/6.0 ns Output Delay
• Up to 204 User I/Os
• Thousands of Registers
• Cache Logic® Design
   – Complete/Partial In-System Reconfiguration
   – No Loss of Data or Machine State
   – Adaptive Hardware
• Low Voltage and Standard Voltage Operation
   – 5.0 (VCC = 4.75V to 5.25V)
   – 3.3 (VCC = 3.0V to 3.6V)
• Automatic Component Generators
   – Reusable Custom Hard Macro Functions
• Very Low-power Consumption
   – Standby Current of 500 µA/ 200 µA
   – Typical Operating Current of 15 to 170 mA
• Programmable Clock Options
   – Independently Controlled Column Clocks
   – Independently Controlled Column Resets
   – Clock Skew Less Than 1 ns Across Chip
• Independently Configurable I/O (PCI Compatible)
   – TTL/CMOS Input Thresholds
   – Open Collector/Tristate Outputs
   – Programmable Slew-rate Control
   – I/O Drive of 16 mA (combinable to 64 mA)
• Easy Migration to Atmel Gate Arrays for High Volume Production

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
PDF
производитель
Field-Programmable Gate Arrays
Unspecified
Field-Programmable Gate Arrays
Xilinx Inc
Field-Programmable Gate Arrays
Unspecified
ORCA® Series 2 Field-Programmable Gate Arrays
Unspecified
ORCA® Series 2 Field-Programmable Gate Arrays
Unspecified
ORCA® Series 2 Field-Programmable Gate Arrays
Agere -> LSI Corporation
ORCA® Series 2 Field-Programmable Gate Arrays
Lattice Semiconductor
ORCA® Series 2 Field-Programmable Gate Arrays
Lattice Semiconductor
Virtex-E 1.8 V Field Programmable Gate Arrays
Xilinx Inc
ORCA® Series 2 Field-Programmable Gate Arrays
Unspecified

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]