datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Nexperia B.V. All rights reserved  >>> 74LVC240A PDF

74LVC240A(2023) Даташит - Nexperia B.V. All rights reserved

74LVC240A image

Номер в каталоге
74LVC240A

Компоненты Описание

Other PDF
  lastest PDF  

PDF
DOWNLOAD     

page
14 Pages

File Size
258.1 kB

производитель
NEXPERIA
Nexperia B.V. All rights reserved NEXPERIA

General description
   The 74LVC240A is an 8-bit inverting buffer/line driver with 3-state outputs. The device can be used as two 4-bit buffers or one 8-bit buffer. The device features two output enables (1OE and 2OE), each controlling four of the 3-state outputs. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
   Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.


FEATUREs and benefits
• Overvoltage tolerant inputs to 5.5 V
• Wide supply voltage range from 1.2 to 3.6 V
• CMOS low power consumption
• Direct interface with TTL levels
• IOFF circuitry provides partial Power-down mode operation
• Complies with JEDEC standard:
   • JESD8-7A (1.65 V to 1.95 V)
   • JESD8-5A (2.3 V to 2.7 V)
   • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
   • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
   • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C


Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]