datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Fairchild Semiconductor  >>> 74F299SJ PDF

74F299SJ Даташит - Fairchild Semiconductor

74F299PC image

Номер в каталоге
74F299SJ

Other PDF
  1999  

PDF
DOWNLOAD     

page
7 Pages

File Size
81.6 kB

производитель
Fairchild
Fairchild Semiconductor Fairchild

General Description
The 74F299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs, Q0-Q7, are provided to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.


FEATUREs
■ Common parallel I/O for reduced pin count
■ Additional serial inputs and outputs for expansion
■ Four operating modes: shift left, shift right, load and store
■ 3-STATE outputs for bus-oriented applications
■ Guaranteed 4000V minimum ESD protection

Page Link's: 1  2  3  4  5  6  7 

Номер в каталоге
Компоненты Описание
PDF
производитель
8-Input Universal Shift/Storage Register with Common Parallel I/O Pins
Fairchild Semiconductor
8-Input Universal Shift/Storage Register with Common Parallel I/O Pins
Fairchild Semiconductor
8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS
Motorola => Freescale
8-Input Universal Shift/ Storage Register with Common Parallel I/O Pins
ON Semiconductor
Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins
Fairchild Semiconductor
8-Input Universal Shift/Storage Registers with Common Parallel I/O Pins
Intersil
8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins
Motorola => Freescale
8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins
ON Semiconductor
8-Bit Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins
Fairchild Semiconductor
8Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins
ON Semiconductor

Share Link: GO URL

EnglishEnglish Korean한국어 Chinese简体中文 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]