STLC1511 Просмотр технического описания (PDF) - STMicroelectronics
Номер в каталоге
Компоненты Описание
Список матч
STLC1511 Datasheet PDF : 31 Pages
| |||
STLC1511
Table 5. CO PLL Specifications
Unless otherwise noted, typical specifications apply for VCC=5.0 V, temperature=25×C, nominal process and bias
current. Maximum and minimum performance is with VCC ±5%, -40 =< Tjunction =< 105×C, and worst case process.
Description
min
typ
max
Units
Comments
Reference Clock Frequency
2.56
MHz
on pin FREF
Output Clock Frequency
17.644
MHz
at pin DIGREF
LC Frequency Tuning
Rangee
84
88.32
94
MHz
Assumes 2% capacitors.
Oscillator Signal Level
200
500
mVp
Power Up Time
200
msec
VCO Gain
Vco gain (LC)
see CAPTION FIGURE 4
5.0
5.4
6
MHz/V
on page 14
Charge Pump Current
180
200
220
mA
Input Impedance @OSCPB and
OSCNB1
see TITLE 3 3.4.3 on page
16
Output Impedance @OSCPE
and OSCNEa
see TITLE 3 3.4.3 on page
16
CO Phase Noise at fs2
5KHz offset
10kHz offset
20kHz offset
30kHz offset
100kHz offset
200kHz offset
300kHz offset
400kHz offset
500kHz offset
89
dBc/Hz
Phase noise at DIGREF
91
output (i.e. 17.664MHz) in
97
CO Oscillator mode.
101
120
129
133
137
141
<1>Input and output impedance measured with 50kW from OSCPB to Vcc and OSCNB to Vcc
<2>For inband noise, phase noise at multiples of 4.3125kHz will rms add to degrade the inband SNR. Similarly, for out of band signals,
phase noise will rms add depending on the offset between the carrier and the band of interest to reduce the SNR. For example,
noise contributions on carriers from 34 to 127 will rms add to degrade the SNR on the edge of the US band (carrier 26).
13/31
Share Link: 