PI6C180V(2001) Просмотр технического описания (PDF) - Pericom Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

PI6C180V
(Rev.:2001)

Precision 1-18 Clock Buffer

Pericom Semiconductor 

PI6C180

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567P89r0e12c3i4s5i6o7n89011-2314856C789l0o1c2k123B45u67f8f9e0r12

Output

Buffer

Test

Point

Test Load

3.3V

Clocking

Interface

(TTL)

2.4

1.5

0.4

tSDKH

tSDKP

tSDRISE

tSDFALL

tSDKL

Input

Waveform

1.5V

tplh

Output

Waveform

1.5V

1.5V

tphl

1.5V

Figure 1. Clock Waveforms

Minimum and Maximum Expected Capacitive Loads

Clock Min. Load Max. Load Units

Notes

SDRAM

20

30

pF SDRAM DIMM Specification

Notes:

1. Maximum rise/fall times are guaranteed at maximum specified load.

2. Minimum rise/fall times are guaranteed at minimum specified load.

3. Rise/fall times are specified with pure capacitive load as shown.

Testing is done with an additional 500Ω resistor in parallel.

Design Guidelines to Reduce EMI

1. Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value

for CI is 10pF. Series resistor value can be increased to reduce EMI provided that the rise and fall

time are still within the specified values.

2. Minimize the number of “vias” of the clock traces.

3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing

clock traces from plane to plane (refer to rule #2).

4. Position clock signals away from signals that go to any cables or any external connectors.

5

PS8141C 01/18/01

Share Link: