datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

EVAL-AD7923CB Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
Список матч
EVAL-AD7923CB Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7923
PIN CONFIGURATION
16-Lead TSSOP
SCLK 1
16 AGND
DIN 2
15 VDRIVE
CS 3 AD7923 14 DOUT
AGND 4 TOP VIEW 13 AGND
AVDD 5 (Not to Scale) 12 VIN0
AVDD 6
11 VIN1
REFIN 7
10 VIN2
AGND 8
9 VIN3
Pin No.
1
Mnemonic
SCLK
2
DIN
3
CS
4, 8, 13, 16 AGND
5, 6
7
12–9
AVDD
REFIN
VIN0–VIN3
14
DOUT
15
VDRIVE
PIN FUNCTION DESCRIPTIONS
Function
Serial Clock. Logic Input. SCLK provides the serial clock for accessing data for the part. This clock
input is also used as the clock source for the AD7923 conversion process.
Data In. Logic Input. Data to be written to the AD7923 Control Register is provided on this input and is
clocked into the register on the falling edge of SCLK (see the Control Register section).
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the AD7923 and framing the serial data transfer.
Analog Ground. Ground reference point for all analog circuitry on the AD7923. All analog input
signals and any external reference signal should be referred to this AGND voltage. All AGND pins
should be connected together.
Analog Power Supply Input. The AVDD range for the AD7923 is from 2.7 V to 5.25 V. For the
0 V to 2 ¥ REFIN range, AVDD should be from 4.75 V to 5.25 V.
Reference Input for the AD7923. An external reference must be applied to this input. The voltage
range for the external reference is 2.5 V ± 1% for specified performance.
Analog Input 0 through Analog Input 3. Four single-ended analog input channels that are multiplexed
into the on-chip track-and-hold. The analog input channel to be converted is selected by using the
address bits ADD1 and ADD0 of the Control Register. The address bits in conjunction with the SEQ1
and SEQ0 bits allow the sequencer to be programmed. The input range for all input channels can extend
from 0 V to REFIN or from 0 V to 2 ¥ REFIN as selected via the RANGE bit in the Control Register.
Any unused input channels must be connected to AGND to avoid noise pickup.
Data Out. Logic Output. The conversion result from the AD7923 is provided on this output as a serial
data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream from the
AD7923 consists of two leading zeros, two address bits indicating which channel the conversion result
corresponds to, followed by the 12 bits of conversion data, MSB first. The output coding may be
selected as straight binary or twos complement via the CODING bit in the Control Register.
Logic Power Supply Input. The voltage supplied at this pin determines at which voltage the serial interface
of the AD7923 will operate.
–6–
REV. 0

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]