ISL97649A
SCL
SDA
START
DATA
DATA
DATA
STABLE CHANGE STABLE
FIGURE 17. VALID DATA CHANGES, START, AND STOP CONDITIONS
STOP
SCL FROM
MASTER
1
8
SDA OUTPUT FROM
TRANSMITTER
SDA OUTPUT FROM
RECEIVER
HIGH IMPEDANCE
START
FIGURE 18. ACKNOWLEDGE RESPONSE FROM RECEIVER
9
HIGH IMPEDANCE
ACK
SIGNALS FROM
THE MASTER
S
WRITE
T
A
R
T
IDENTIFICATION
BYTE
ADDRESS
BYTE
S
DATA
T
BYTE
O
P
SIGNAL AT SDA
0 1 0 1 00 0 0 0 0 0 0 0 0 X0
SIGNALS FROM
THE ISL97649A
A
A
A
C
C
C
K
K
K
FIGURE 19. BYTE WRITE SEQUENCE
SIGNALS
FROM THE
MASTER
S
T
A IDENTIFICATION
R
BYTE WITH
T
R/W = 0
ADDRESS
BYTE
S
T
A IDENTIFICATION
R BYTE WITH
T
R/W = 1
A
A
C
C
K
K
S
T
O
P
SIGNAL AT SDA 0 1 0 1 0 0 0 0
0 00 00 0 X0
A
A
SIGNALS FROM
C
C
THE SLAVE
K
K
0 1 0 1 00 0 1
A
C
K
FIRST READ
DATA BYTE
FIGURE 20. READ SEQUENCE
LAST READ
DATA BYTE
FN7928 Rev 3.00
June 27, 2013
Page 16 of 22