TM-1100 Просмотр технического описания (PDF) - Philips Electronics
Номер в каталоге
Компоненты Описание
Список матч
TM-1100 Datasheet PDF : 8 Pages
| |||
internal I/O requirements of its target applications, the TM-1100
couples substantial on-chip caches with a glueless memory interface.
Dedicated instruction and data cache — TM-1100’s CPU is
supported by separate, dedicated on-chip data and instruction caches.
Even without a second-level cache structure, TriMedia caches deliver
media performance an order of magnitude greater than x86 processors.
The dual-ported data cache allows two simultaneous accesses. It is
non-blocking, thus cache misses and CPU cache accesses can be han-
dled simultaneously. Early restart techniques reduce read-miss latency.
Background copyback reduces CPU stalls.
To reduce internal bus bandwidth requirements, instructions in main
memory and cache use a compressed format. The compressed instruc-
tion format improves the cache hit rate and reduces bus bandwidth.
Instructions are compressed during compilation and decompressed in
the instruction cache before being processed by the CPU.
To improve cache behavior and thus performance, both caches have
a locking mechanism. Cache coherency is maintained by software.
Glueless memory system interface — TM-1100’s glueless main
memory interface couples the on-chip caches and multimedia
peripheral units to main memory (SDRAM). It acts as the SDRAM
controller and programmable central arbiter that allocates SDRAM
memory bandwidth for on-chip peripheral unit activities. Higher
HOST-ASSISTED COPROCESSOR
SDRAM
CAMERA
AUDIO
PCI/XIO BUS
VCR
TV MONITOR
AUDIO
GRAPHICS
CARD
RGB IMAGE SEQUENCES
HOST CPU
MEMORY
STANDALONE
SDRAM
CAMERA
AUDIO
VCR
TV MONITOR
AUDIO
PERIPHERAL PERIPHERAL
PCI/XIO BUS
ROM/FLASH
BUS
ARBITER
TM-1100 is designed for use as a coprocessor in a PC-hosted
environment or as the sole CPU in standalone systems.
UME8UU: SUM OF ABSOLUTE VALUES
OF UNSIGNED 8-BIT DIFFERENCES
SOURCE REGISTER 1
31
0
SOURCE REGISTER 2
31
0
AB CD
E F GH
|A-E| + |B-F| + |C-G| + |D-H|
DSPALU
FUNCTIONAL
UNIT
31
RESULT
0
DESTINATION
REGISTER
SPECIAL MULTIMEDIA OPERATIONS
The ume8uu operation, commonly used for motion estimation in
video compression, implements 11 simple operations in one
TriMedia special op.
bandwidth SDRAM permits TM-1100 to use a narrower and simpler
interface than would be required to achieve similar performance with
standard DRAM.
The TM-1100 memory interface provides sufficient capacity to drive
a memory system consisting of up to 133-MHz, 8-MB (four 2Mx8)
or 16-MB (two 2Mx32) SDRAMs. Larger memories can be imple-
mented by using lower memory system clock frequencies or external
buffers. Programmable speed ratios allow SDRAM to have a different
clock speed than the TM-1100 CPU. Support for a variety of memory
types, speeds, bus widths, and off-chip bank sizes allow a range of
TM-1100-based systems to be configured.
HIGH-SPEED INTERNAL BUS (DATA HIGHWAY)
The memory system interface also mediates bandwidth allocation of
the TM-1100’s on-chip central data highway. A high-speed internal
bus consisting of separate 32-bit address and data buses, the data high-
way connects the CPU and all on-chip I/O and coprocessing units to
external SDRAM (through the memory interface) and to an off-chip
PCI or XIO bus (through the PCI/XIO interface). Programmable
bandwidth enables the data highway to deliver real-time responsive-
ness in a variety of multimedia applications.
Share Link: 