M38504M6-SP Просмотр технического описания (PDF) - Renesas Electronics

Номер в каталоге

Компоненты Описание

Список матч

M38504M6-SP

8-BIT CISC SINGLE-CHIP MICROCOMPUTER

Renesas Electronics 

APPENDIX

3.7 Machine instructions

Symbol

IMP

IMM

A

BIT, A

BIT, A, R

ZP

BIT, ZP

BIT, ZP, R

ZP, X

ZP, Y

ABS

ABS, X

ABS, Y

IND

ZP, IND

IND, X

IND, Y

REL

SP

C

Z

I

D

B

T

V

N

Contents

Implied addressing mode

Immediate addressing mode

Accumulator or Accumulator addressing mode

Accumulator bit addressing mode

Accumulator bit relative addressing mode

Zero page addressing mode

Zero page bit addressing mode

Zero page bit relative addressing mode

Zero page X addressing mode

Zero page Y addressing mode

Absolute addressing mode

Absolute X addressing mode

Absolute Y addressing mode

Indirect absolute addressing mode

Zero page indirect absolute addressing mode

Indirect X addressing mode

Indirect Y addressing mode

Relative addressing mode

Special page addressing mode

Carry flag

Zero flag

Interrupt disable flag

Decimal mode flag

Break flag

X-modified arithmetic mode flag

Overflow flag

Negative flag

Symbol

+

–

✽

V/

V

V–

–

←

X

Y

S

PC

PS

PCH

PCL

ADH

ADL

FF

nn

zz

M

M(X)

M(S)

M(ADH, ADL)

M(00, ADL)

Ai

Mi

OP

n

#

Contents

Addition

Subtraction

Multiplication

Division

Logical OR

Logical AND

Logical exclusive OR

Negation

Shows direction of data flow

Index register X

Index register Y

Stack pointer

Program counter

Processor status register

8 high-order bits of program counter

8 low-order bits of program counter

8 high-order bits of address

8 low-order bits of address

FF in Hexadecimal notation

Immediate value

Zero page address

Memory specified by address designation of any ad-

dressing mode

Memory of address indicated by contents of index

register X

Memory of address indicated by contents of stack

pointer

Contents of memory at address indicated by ADH and

ADL, in ADH is 8 high-order bits and ADL is 8 low-or-

der bits.

Contents of address indicated by zero page ADL

Bit i (i = 0 to 7) of accumulator

Bit i (i = 0 to 7) of memory

Opcode

Number of cycles

Number of bytes

3-78

3850 Group (Spec. H) User’s Manual

Share Link: