A3G4250D
Mechanical and electrical characteristics
2.4.2
I2C - inter IC control interface
Subject to general operating conditions for Vdd and Top.
Table 8. I2C slave timing values
Symbol
Parameter
I2C standard mode(1)
Min.
Max.
f(SCL)
SCL clock frequency
0
100
tw(SCLL)
SCL clock low time
4.7
tw(SCLH) SCL clock high time
4.0
tsu(SDA)
th(SDA)
SDA setup time
SDA data hold time
250
0
3.45
th(ST)
START condition hold time
4
tsu(SR)
Repeated START condition
setup time
4.7
tsu(SP)
STOP condition setup time
4
tw(SP:SR)
Bus free time between STOP
and START condition
4.7
1. Data based on standard I2C protocol requirement; not tested in production.
Figure 5. I2C slave timing diagram(f)
67$57
6'$
I2C fast mode(1)
Min.
Max.
Unit
0
400
kHz
1.3
µs
0.6
100
ns
0
0.9
µs
0.6
0.6
µs
0.6
1.3
5(3($7('
67$57
WVX65
WZ6365
67$57
WI6'$
6&/
WU6'$
WVX6'$
WK6'$
WVX63
6723
WK67 WZ6&//
WZ6&/+
WU6&/
WI6&/
!-V
f. Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.
Doc 022768 Rev 3
13/44