datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

FX641 Просмотр технического описания (PDF) - CML Microsystems Plc

Номер в каталоге
Компоненты Описание
Список матч
FX641 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Pin Number
Function
FX641
D2/P4
1
Xtal/Clock: The input to the on-chip clock oscillator; for use with a 3.579545MHz Xtal in conjunction
with the Xtal output; circuit components are on-chip. When using a Xtal input, the Clock Out pin
should be connected directly to the Clock In pin. If a clock pulse input is employed to the Clock In pin,
this (Xtal/Clock) pin must be connected directly to VDD (see Figure 2). See Figure 4 for details of clock
frequency distribution.
2
Xtal: The output of the on-chip clock oscillator inverter.
3
Clock Out: The buffered output of the on-chip-clock oscillator inverter. If a Xtal input is employed,
this output should be connected directly to Clock In pin. This output can support up to 3 additional
FX641 microcircuits. See Figure 4 for details of clock frequency distribution.
4
Clock In: The 3.579545 clock pulse input to the internal clock dividers. If an externally generated
clock pulse input is employed, the Xtal/Clock input pin should be connected to VDD.
5
Output Enable: For multi-chip output multiplexing; controls the state of both Ch1 and Ch2 outputs.
When this input is placed high (logic '1') both outputs are set to a high impedance. When placed low
(logic '0') both outputs are enabled.
6
Ch 2 Output: The digital output of the Channel 2 SPM detector when enabled. The format of the
signal at this pin, in common with Ch 1, is selectable to either 'Tone Follower' or 'Packet' mode via the
Output Select input.
7
Ch 1 Output: The digital output of the Channel 1 SPM detector when enabled. The format of the
signal at this pin, in common with Ch 2, is selectable to either 'Tone Follower' or 'Packet' mode via the
Output Select input.
8
VBIAS: The output of the on-chip analogue bias circuitry. Held internally at VDD/2, this pin should be
decoupled to VSS (see Figure 2).
9
Ch 1 Amp Out: The output of the Channel 1 Input Amplifier. See Figures 2 and 3.
10 Ch 1 Amp In (-): The negative input to the Channel 1 Input Amplifier. See Figures 2 and 3.
11 Ch 1 Amp In (+): The positive input to the Channel 1 Input Amplifier. See Figures 2 and 3.
12
VSS: Negative supply rail (GND).

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]