![](/html/Hynix/749954/page14.png)
HMS81004E/08E/16E/24E/32E
R15/T2, R16/T1, R17/T0
LVD
Circuit
OTP : connected
MASK : option (default connected)
VDD
Pull up
Reg.
Pull-up Tr.
Open Drain
Reg.
VDD
Data Reg.
Function Sele-
Pin
ction Reg.
VSS
Dir Reg.
MUX
Rd
to R15...T2
to R16...T1
to R17...T0
Key Scan
Input
MUX
MUX
KS_EN
Standby Release Level Control Register
Tr.: Transistor
Reg.: Register
R2[0:4]
LVD
Circuit
OTP : connected
MASK : option (default connected)
VDD
Pull up
Reg.
Open Drain
Reg.
Data Reg.
Pull-up Tr.
VDD
Dir. Reg.
MUX
Rd
Pin
VSS
Tr.: Transistor
Reg.: Register
TEST
VSS
Noise
Filter
VDD
Pin
REMOUT
VDD
Internal Signal
Pin
VSS
XIN, XOUT
XOUT
Noise
Filter
from STOP circuit
RESET
VSS
Noise
Filter
from Power On Reset
XIN
VSS
VDD
Pin
JUNE 2001 Ver 1.00
11