IDT61298 Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

Список матч

IDT61298

CMOS STATIC RAM 256K (64K x 4-BIT)

Integrated Device Technology 

IDT61298SA

CMOS STATIC RAM 256K (64K x 4-BIT)

TIMING WAVEFORM OF READ CYCLE NO. 1(1)

t RC

ADDRESS

OE

CS

DATAOUT

t AA

t OE

t OLZ (5)

t ACS

t CLZ (5)

TIMING WAVEFORM OF READ CYCLE NO. 2(1,2,4)

tRC

ADDRESS

DATAOUT

tAA

tOH

TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)

CS

DATAOUT

VCC ICC

SUPPLY

CURRENT ISB

t ACS

t CLZ (5)

t PU

NOTES:

1. WE is HIGH for Read cycle.

2. Device is continuously selected, CS is LOW.

3. Address valid prior to or coincident with CS transition LOW.

4. OE is LOW.

5. Transition is measured ±200mV from steady state.

7.1

COMMERCIAL TEMPERATURE RANGE

t OH

t OHZ (5)

t CHZ (5)

DATA VALID

2971 drw 05

tOH

DATA VALID

2971 drw 06

DATA VALID

t CHZ (5)

t PD

2971 drw 07

5

Share Link: