STK12C68-5 Просмотр технического описания (PDF) - Cypress Semiconductor
Номер в каталоге
Компоненты Описание
Список матч
STK12C68-5 Datasheet PDF : 18 Pages
| |||
STK12C68-5 (SMD5962-94599)
Software Controlled STORE/RECALL Cycle
The software controlled STORE/RECALL cycle follows. [18]
Parameter
Alt
tRC[14]
tSA[17]
tCW[17]
tHACE[17]
tRECALL
tAVAV
tAVEL
tELEH
tELAX
Switching Waveform
Description
STORE/RECALL Initiation Cycle Time
Address Setup Time
Clock Pulse Width
Address Hold Time
RECALL Duration
35 ns
Min
Max
35
0
25
20
20
Figure 13. CE Controlled Software STORE/RECALL Cycle [18]
55 ns
Unit
Min Max
55
ns
0
ns
30
ns
20
ns
20
μs
ADDRESS
CE
OE
tRC
ADDRESS # 1
tSA
tSCE
tHACE
DQ (DATA)
DATA VALID
tRC
ADDRESS # 6
t / t STORE RECALL
HIGH IMPEDANCE
DATA VALID
Notes
17. The software sequence is clocked on the falling edge of CE without involving OE (double clocking aborts the sequence).
18. The six consecutive addresses must be read in the order listed in Table 1 on page 6. WE must be HIGH during all six consecutive cycles.
Document Number: 001-51026 Rev. **
Page 12 of 18
[+] Feedback
Share Link: 