CS8405A-CZZ Просмотр технического описания (PDF) - Cirrus Logic
Номер в каталоге
Компоненты Описание
Список матч
CS8405A-CZZ Datasheet PDF : 37 Pages
| |||
CS8405A
7. CONTROL PORT REGISTER SUMMARY
Addr
Function
(HEX)
00 Reserved
01 Control 1
02 Control 2
03 Data Flow Control
04 Clock Source Control
05 Serial Input Format
06 Reserved
07 Interrupt 1 Status
08 Interrupt 2 Status
09 Interrupt 1 Mask
0A Interrupt 1 Mode (MSB)
0B Interrupt 1 Mode (LSB)
0C Interrupt 2 Mask
0D Interrupt 2 Mode (MSB)
0E Interrupt 2 Mode (LSB)
0F-11 Reserved
12 CS Data Buffer Control
13 U Data Buffer Control
14-1F Reserved
20-37 C or U Data Buffer
7F ID and Version
7
0
0
0
0
0
SIMS
0
TSLIP
0
TSLIPM
TSLIP1
TSLIP0
0
0
0
0
0
0
0
ID3
6
0
VSET
0
TXOFF
RUN
SISF
0
0
0
0
0
0
0
0
0
0
0
0
0
ID2
5
0
0
0
AESBP
CLK1
SIRES1
0
0
0
0
0
0
0
0
0
0
BSEL
0
0
ID1
4
3
0
0
MUTEAES 0
0
0
0
0
CLK0
0
SIRES0 SIJUST
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
UD
UBM1
0
0
ID0
VER3
2
0
INT1
MMT
0
0
SIDEL
0
0
EFTU
0
0
0
EFTUM
EFTU1
EFTU0
0
EFTCI
UBM0
0
VER2
1
0
INT0
MMCST
0
0
SISPOL
0
EFTC
0
EFTCM
EFTC1
EFTC0
0
0
0
0
CAM
0
0
VER1
0
0
TCBLD
MMTLR
0
0
SILRPOL
0
0
0
0
0
0
0
0
0
0
0
EFTUI
0
VER0
Table 1. Control Register Map Summary
7.1 MEMORY ADDRESS POINTER (MAP)
7
INCR
6
MAP6
5
MAP5
4
MAP4
INCR - Auto Increment Address Control Bit
Default = ‘0’
0 - Disable
1 - Enable
MAP6:MAP0 - Register Address
3
MAP3
2
MAP2
1
MAP1
0
MAP0
Note: Reserved registers must not be written to during normal operation. Some reserved registers are used for
test modes, which can completely alter the normal operation of the CS8405A.
DS469F2
17
Share Link: 