MSM56V16800F Просмотр технического описания (PDF) - Oki Electric Industry
Номер в каталоге
Компоненты Описание
Список матч
MSM56V16800F Datasheet PDF : 30 Pages
| |||
MSM56V16800F
AC Characteristic (1/2)
Note 1,2
MSM56V16800F
Parameter
Symbol
8A
8
10
Min. Max. Min. Max. Min. Max.
CL = 3
8
¾
8
¾
10
¾
Clock Cycles Time
CL = 2 tCC
10
¾
12
¾
15
¾
CL = 1
20
¾
24
¾
30
¾
CL = 3
¾
6
¾
6
¾
9
Access Time from Clock CL = 2 tAC
¾
6
¾
9
¾
9
CL = 1
¾
16
¾
22
¾
27
Clock High Pulse Time
Clock Low Pulse Time
Input Setup Time
Input Hold Time
tCH
3
¾
3
¾
3
¾
tCL
3
¾
3
¾
3
¾
tSI
2
¾
2
¾
3
¾
tHI
1
¾
1
¾
1
¾
Output Low Impedance Time
from Clock
tOLZ
3
¾
3
¾
3
Unit Note
ns
ns
ns
ns 3,4
ns 3,4
ns 3,4
ns 4
ns 4
ns
ns
ns
Output High Impedance Time
from Clock
tOHZ
¾
9
¾
9
¾
8
ns
Output Hold from Clock
tOH
3
¾
3
¾
3
¾ ns 3
RAS Cycle Time
tRC
70
¾
70
¾
90
¾
ns
RAS Precharge Time
tRP
20
¾
20
¾
30
¾
ns
RAS Active Time
tRAS
48
105
48
105
60
105
ns
RAS to CAS Delay Time
tRCD 20
¾
20
¾
30
¾
ns
Write Recovery Time
tWR
8
¾
8
¾
15
¾ ns
RAS to RAS Bank Active Delay Time tRRD 20
¾
20
¾
20
¾
ns
Refresh Time
tREF
¾
64
¾
64
¾
64 ms
Power-down Exit setup Time
tPDE
tSI
+1CLK
¾
tSI
+1CLK
¾
tSI
+1CLK
¾
ns
Input Level Transition Time
CAS to CAS Delay Time(Min.)
Clock Disable Time from CKE
tT
lCCD
lCKE
¾
3
1
1
¾
3
1
1
¾
3
1
1
ns
Cycle
Cycle
Data Output High Impedance Time
from UDQM, LDQM
lDOZ
2
2
2
Cycle
Data Input Mask Time from UDQM,
LDQM
lDOD
0
0
0
Cycle
Data Input Mask Time from Write
Command
lDWD
0
0
0
Cycle
8/30
Share Link: 