M6759 Просмотр технического описания (PDF) - Unspecified
Номер в каталоге
Компоненты Описание
Список матч
M6759 Datasheet PDF : 33 Pages
| |||
Acer Laboratories Inc.
M6759: 8 bit MTP Micro-controller
--Proprietary, Confidential, Preliminary--
2.2 Pin Description Table:
Pin assignments shown below are listed based on 44-pin PLCC package. And if not additionally specified,
further pin number reference throughout this datasheet is, by default, referred to 44-pin PLCC package. As
for the QFP package, the pin number assignment should be shifted accordingly, as comparatively shown
in Section 2.1 Pinout Diagram.
Pin Name
VDD
GND
P0.7-P0.0
AD7-0
No. (PLCC) Type
44
IN
22
IN
36,37,38,39, I/O
40,41,42, 43
RST
10
XTAL1
21
XTAL2
20
/PSEN
32
IN
IN
OUT
OUT
ALE
33
OUT
P1.7-P1.0 9,8,7,6,5,4,3 I/O
,2
T2EX (P1.1)
IN
T2 (P1.0)
IN
P2.7-P2.0 31,30,29,28, I/O
27,26,25, 24
A15-A8
OUT
P3.7-P3.0 19,18,17,16, I/O
15,14,13, 11
/RD (P3.7)
/WR (P3.6)
T1 (P3.5)
T0 (P3.4)
/INT1 (P3.3)
/INT0 (P3.2)
TXD (P3.1)
RXD (P3.0)
/EAVPP 35
OUT
OUT
IN
IN
IN
IN
OUT
IN
IN
NC
1,12,23,34 NC
Description
Power supply for internal operation, 5V input.
Ground.
Port 0 is 8 bits bi-directional I/O port with internal pull high.
Multiplexed address/data bus. During the time when ALE is high, the LSB of a
memory address is presented. When ALE falls, the port transitions to a bi-
directional data bus. This bus is used to read external ROM and read/write external
RAM memory or peripherals.
Reset signal of internal circuit, it must be kept 4 clocks to ensure being recognized
by internal circuit. This signal will not affect internal SRAM.
Crystal In, can be used as external clock input.
Crystal out, feedback of XTAL1.
Program Store Enable Output, commonly connected to external ROM memory as
a chip enable during fetching and MOVC operation. /PSEN goes high during a reset
condition.
Address Latch Enable, used to latch external LSB 8 bit address bus from
multiplexed address/data bus, commonly connect to the latch enable of 373 family.
This signal will be forced high when the device is in a reset condition.
Port 1 is 8 bits bi-directional I/O port with internal pull high. All pins have an
alternate function shown as below.
External timer/counter 2 trigger.
External timer/counter 2.
Port 2 is 8 bits bi-directional I/O port with internal pull high. The alternate function is
MSB 8 bit address bus
This bus emits the high-order address byte during fetches from external Program
Memory or during accesses to external Data Memory that use 16-bit addresses
(MOVX @ DPTR).
During accesses to external Data Memory that use 8-bit addresses (MOVX @ Ri),
Port 2 emits the contents of the P2 Special Function Register.
Port 3 is an 8-bit bi-directional I/O port with internal pull high. The reset condition of
this port is with all bits at a logic 1.
Port 3 also have alternate function list below
External data memory read strobe.
External data memory write strobe.
External timer/counter 1.
External timer/counter 0.
External interrupt 1 (Negative Edge Detect).
External interrupt 0 (Negative Edge Detect).
Serial port output.
Serial port input.
The pin must be externally held low to enable the device to fetch code from external
program memory. If /EAVPP is held high, the device executes from internal
program memory. /EAVPP is internal latched on reset. This pin also receives the
12V programming voltage (VPP) during FLASH programming.
These pins should not be connected for any purpose
Ver. 1.01, Document Number : 6759DS02.doc
Acer Labs: 11F, no. 45 Tung Hsing Road, Taipei 110, Taiwan, R.O.C. Tel: 886-2-8768-2800 Fax: 886-2-8768-3030
Homepage : www.ali.com.tw
Page 5
Share Link: 