datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

ISP1183 Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге
Компоненты Описание
Список матч
ISP1183 Datasheet PDF : 62 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
ISP1183
Low-power USB interface device with DMA
Table 3: ISP1183 operation modes…continued
Pin name
Plug-out
state
Dead state Reset state
SUSPEND H
L[1]
L
VBUSDET_N H
L[1]
L[3]
DATA
Hi-Z
L[1]
Hi-Z
Plug-in state Normal state
L
L
H -> L[4]
L
Hi-Z
-
[1] Not driven LOW. There is, however, no current flow through the pads because no I/O supply voltage is
available. Therefore, no potential will develop at the output.
[2] During the normal operation, when VBUS is available, pin SUSPEND is LOW. If there is no activity on
the USB bus for 3 ms or more, a suspend interrupt is generated on pin INT_N. On receiving the
suspend interrupt, the external processor issues a GOSUSP command to the device. Once the
GOSUSP command is issued by the processor, the device starts to prepare itself to go to the suspend
mode. During suspend, to reduce power consumption, the internal clocks can be shut down. Once the
device is completely ready to go into the suspend mode, it will assert pin SUSPEND HIGH and go into
the suspend mode. The typical time between the issuing of the GOSUSP command to the device and
the device asserting pin SUSPEND HIGH is approximately 2 ms.
[3] Independent of the external reset. Depends only on the power-on reset.
[4] On connecting the USB cable (VBUS), pin VBUSDET_N will change from HIGH level to LOW level in
approximately 2.5 ms to 3.5 ms.
8.11 Power supply
The ISP1183 is powered from a single supply voltage, ranging from 4.0 V to 5.5 V. An
integrated voltage regulator provides a 3.3 V supply voltage for the internal logic and
the USB transceiver. This voltage is available at pin VREG(3V3) for connecting an
external pull-up resistor on USB connection pin DP. See Figure 3.
The ISP1183 can also be operated from a 3.0 V to 3.6 V supply, as shown in
Figure 4. In this case, the internal voltage regulator is disabled and pin VREG(3V3)
must be connected to VBUS. For details, see Section 19.
8
12
ISP1183 18
VBUS
4.0 V to 5.5 V
VREG(3V3)
VDD(I/O) 1.65 V to 3.6 V
VDD
21
VDD(I/O)
30
004aaa295
Fig 3. ISP1183 with a 4.0 V to 5.5 V supply.
VDD
21
8
ISP1183 12
VBUS
3.0 V to 3.6 V
VREG(3V3)
18 VDD(I/O)
30 VDD(I/O)
004aaa296
Fig 4. ISP1183 with a 3.0 V to 3.6 V supply.
8.12 Crystal oscillator
The ISP1183 has a crystal oscillator designed for a 6 MHz parallel-resonant crystal
(fundamental). A typical circuit is shown in Figure 5. Alternatively, an external clock
signal of 6 MHz can be applied to input XTAL1, while leaving output XTAL2 open.
9397 750 11804
Product data
Rev. 01 — 24 February 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
10 of 62

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]