datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

IDT7M1002S40G Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге
Компоненты Описание
Список матч
IDT7M1002S40G
IDT
Integrated Device Technology IDT
IDT7M1002S40G Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IDT7M1002
16K x 32 CMOS DUAL-PORT STATIC RAM MODULE
MILITARY AND COMMERCIAL TEMPERATURE RANGES
CAPACITANCE(1) (TA = +25°C, f = 1.0MHz)
Symbol Parameter
Condition Max. Unit
CIN (1)
CIN(2)
CIN(3)
COUT
Input Capacitance
VIN = 0V
(CS, OE, SEM, Address)
Input Capacitance
(R/W, I/O, INT)
VIN = 0V
Input Capacitance
(BUSY, M/S)
VIN = 0V
Output Capacitance
(I/O)
VOUT = 0V
40 pF
12 pF
45 pF
12 pF
NOTE:
2795 tbl 07
1. This parameter is guaranteed by design but not tested.
BUSY, INT
255
+5V
480
30pF*
*Including scope and jig capacitances.
Figure 1. Output Load
2795 drw 03
+5V
AC TEST CONDITIONS
Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0V
5ns
1.5V
1.5V
See Figures 1 and 2
2795 tbl 08
DATAOUT
255
480
5pF*
*Including scope and jig capacitances.
Figure 2. Output Load
2795 drw 04
AC ELECTRICAL CHARACTERISTICS
(VCC = 5V ± 10%, TA = –55°C to +125°C or 0°C to +70°C)
(For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)
7M1002SxxG
30
–35
7M1002SxxGB
–40
–45
Symbol
Parameter
Min. Max. Min. Max. Min. Max. Min. Max. Unit
Read Cycle
tRC
Read Cycle Time
30 —
35 — 40
— 45 — ns
tAA
Address Access Time
tACS(2) Chip Select Access Time
— 30
— 30
— 35 —
— 35 —
40 — 45 ns
40 — 45 ns
tOE
Output Enable Access Time
— 17
— 20 —
22 — 25 ns
tOH
tLZ(1)
tHZ(1)
tPU(1)
tPD(1)
Output Hold from Address Change
Output to Low-Z
Output to High-Z
Chip Select to Power Up Time
Chip Deselect to Power Up Time
3
3
— 15
0
— 50
3—3
3—3
— 15 —
0—0
— 50 —
— 3 — ns
— 5 — ns
17 — 20 ns
— 0 — ns
50 — 50 ns
tSOP
Sem. Flag Update Pulse (OE or SEM)
15 —
15 — 15
— 15 — ns
Write Cycle
tWC
tCW(2)
Write Cycle Time
Chip Select to End-of-Write
30 —
25 —
35 — 40
30 — 35
— 45 — ns
— 40 — ns
tAW
Address Valid to End-of-Write
25 —
30 — 35
— 40 — ns
tAS
Address Set-Up Time
0
0—0
— 0 — ns
tWP
Write Pulse Width
25 —
30 — 35
— 35 — ns
tWR
Write Recovery Time
0
0—0
— 0 — ns
(Continued on next page)
2795 tbl 09
7.02
4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]