ICS8305AGT Просмотр технического описания (PDF) - Integrated Circuit Systems
Номер в каталоге
Компоненты Описание
Список матч
ICS8305AGT
Integrated Circuit Systems
ICS8305AGT Datasheet PDF : 16 Pages
| |||
Integrated
Circuit
Systems, Inc.
ICS8305
LOW SKEW, 1-TO-4, MULTIPLEXED DIFFERENTIAL/
LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER
GENERAL DESCRIPTION
The ICS8305 is a low skew, 1-to-4, Differential/
ICS
LVCMOS-to-LVCMOS/LVTTL Fanout Buffer and a
HiPerClockS™ member of the HiPerClockS ™ family of High
Performance Clock Solutions from ICS. The
ICS8305 has selectable clock inputs that accept
either differential or single ended input levels. The clock enable is
internally synchronized to eliminate runt pulses on the outputs
during asynchronous assertion/deassertion of the clock enable
pin. Outputs are forced LOW when the clock is disabled. A sepa-
rate output enable pin controls whether the outputs are in the
active or high impedance state.
Guaranteed output and part-to-part skew characteristics make
the ICS8305 ideal for those applications demanding well de-
fined performance and repeatability.
FEATURES
• 4 LVCMOS/LVTTL outputs
• Selectable differential or LVCMOS/LVTTL clock inputs
• CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
• LVCMOS_CLK supports the following input types:
LVCMOS, LVTTL
• Maximum output frequency: 350MHz
• Output skew: 35ps (maximum)
• Part-to-part skew: 700ps (maximum)
• Additive phase jitter, RMS: 0.04ps (typical)
• 3.3V core, 3.3V, 2.5V or 1.8V output operating supply
• 0°C to 70°C ambient operating temperature
• Industrial temperature information available upon request
BLOCK DIAGRAM
CLK_EN
LVCMOS_CLK
00
CLK
nCLK
11
CLK_SEL
D
Q
LE
OE
PIN ASSIGNMENT
GND 1 16 Q0
OE 2
1 5 VDDO
VDD 3
14 Q1
CLK_EN 4 13 GND
CLK 5 12 Q2
Q0
nCLK 6
1 1 VDDO
CLK_SEL 7 10 Q3
Q1
LVCMOS_CLK 8
9 GND
Q2
ICS8305
16-Lead TSSOP
4.4mm x 3.0mm x 0.92mm package body
Q3
G Package
Top View
8305AG
www.icst.com/products/hiperclocks.html
1
REV. B FEBRUARY 26, 2004
Share Link: