datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

GS9090 Просмотр технического описания (PDF) - Gennum -> Semtech

Номер в каталоге
Компоненты Описание
Список матч
GS9090 Datasheet PDF : 70 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
1.2 Pin Descriptions
GS9090 Data Sheet
Table 1-1: Pin Descriptions
Pin
Number
Name
1
LF-
2
PLL_GND
3
PLL_VDD
4
BUFF_VDD
5, 6
7
8
9, 11
10
12
DDI, DDI
BUFF_GND
TERM
NC
VBG
IOPROC_EN
Timing
Type Description
Analog
Analog
Analog
Analog
Input
Input
Power
Input
Power
Input
Power
Analog
Analog
Analog
Analog
Input
Input
Power
Input
Input
Non
Input
Synchronous
Loop filter component connection. Connect to pin 56 (LF+) as shown in
the Typical Application Circuit (Part B) on page 67.
Ground connection for phase-locked loop. Connect to GND.
Power supply connection for phase-locked loop. Connect to +1.8V DC.
Power supply connection for digital input buffers.
When operating with 1.8V input as required by the current silicon this
pin should be left unconnected.
When operating with 3.3V input (available in future silicon) this pin
should be connected to +3.3V as shown in the Typical Application
Circuit (Part B) on page 67.
Serial digital differential input pair.
Ground connection for serial digital input buffer. Connect to GND.
Termination for serial digital input. AC couple to BUFF_GND
No connect.
Bandgap filter capacitor. Connect to GND as shown in the Typical
Application Circuit (Part B) on page 67.
CONTROL SIGNAL INPUT
Signal Levels are LVCMOS / LVTTL compatible.
Used to enable or disable the I/O processing features.
When set HIGH, the following I/O processing features of the device are
enabled:
• Illegal Code Remapping
• EDH CRC Error Correction
• Ancillary Data Checksum Error Correction
• TRS Error Correction
• EDH Flag Detection
To enable a subset of these features, keep the IOPROC_EN pin HIGH
and disable the individual feature(s) in the IOPROC_DISABLE register
accessible via the host interface.
When set LOW, the device will enter low-latency mode.
NOTE: When the internal FIFO is configured for Video mode or
Ancillary Data Extraction mode, the IOPROC_EN pin must be set
HIGH (see Internal FIFO Operation on page 46).
28201 - 1 July 2005
6 of 70

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]