datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

CS8416-CZZR Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге
Компоненты Описание
Список матч
CS8416-CZZR Datasheet PDF : 60 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
3.2 QFN Pin Description
CS8416
RXP0 1
RXN 2
VA 3
AGND 4
FILT 5
RST 6
RXSEL1 7
28 27 26 25 24 23 22
Thermal Pad
Top-Down View
28-pin QFN Package
21 RMCK
20 VD
19 DGND
18 VL
17 TX
16 C
15 U
8 9 10 11 12 13 14
Pin Name
VA
VD
VL
AGND
DGND
RST
FILT
RXP0
RXP1
RXP2
RXP3
Pin #
3
20
18
4
19
6
5
1
28
27
26
Pin Description
Analog Power (Input) - Analog power supply. Nominally +3.3 V. This supply should have as little
noise as possible since noise on this pin will directly affect the jitter performance of the recovered
clock
Digital Power (Input) – Digital core power supply. Nominally +3.3 V
Logic Power (Input) – Input/Output power supply. Nominally +3.3 V or +5.0 V
Analog Ground (Input) - Ground for the analog circuitry in the chip. AGND and DGND should be
connected to a common ground area under the chip.
Digital & I/O Ground (Input) - Ground for the I/O and core logic. AGND and DGND should be con-
nected to a common ground area under the chip.
Reset (Input) - When RST is low, the CS8416 enters a low power mode and all internal states are
reset. On initial power up, RST must be held low until the power supply is stable, and all input clocks
are stable in frequency and phase.
PLL Loop Filter (Output) - An RC network should be connected between this pin and analog
ground.
For minimum PLL jitter, return the ground end of the filter network directly to AGND. See “PLL Filter”
on page 53 for more information on the PLL and the external components.
Positive AES3/SPDIF Input (Input) - Single-ended or differential receiver inputs carrying AES3 or
S/PDIF encoded digital data. The RXP[3:0] inputs comprise the 4:2 S/PDIF Input Multiplexer. The
select line control is accessed using the RXPSEL[1:0] pins. Unused multiplexer inputs should be left
floating or tied to AGND. See “External AES3/SPDIF/IEC60958 Receiver Components” on page 49
for recommended input circuits.
18
DS578F3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]